AD9775BSV Analog Devices Inc, AD9775BSV Datasheet - Page 45
![IC DAC 14BIT DUAL 160MSPS 80TQFP](/photos/6/64/66419/505-80-tqfp_sml.jpg)
AD9775BSV
Manufacturer Part Number
AD9775BSV
Description
IC DAC 14BIT DUAL 160MSPS 80TQFP
Manufacturer
Analog Devices Inc
Series
TxDAC+®r
Datasheet
1.AD9775BSVZRL.pdf
(56 pages)
Specifications of AD9775BSV
Rohs Status
RoHS non-compliant
Settling Time
11ns
Number Of Bits
14
Data Interface
Parallel
Number Of Converters
2
Voltage Supply Source
Analog and Digital
Power Dissipation (max)
410mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
80-TQFP Exposed Pad, 80-eTQFP, 80-HTQFP, 80-VQFP
For Use With
AD9775-EBZ - BOARD EVALUATION FOR AD9775
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9775BSV
Manufacturer:
AD
Quantity:
1 831
Company:
Part Number:
AD9775BSV
Manufacturer:
ADI
Quantity:
329
Part Number:
AD9775BSV
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9775BSVZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Company:
Part Number:
AD9775BSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9775BSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9775BSVZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Figure 102. Test Configuration for AD9775 in One-Port Mode with PLL Enabled, Signal Generator Frequency = One-Half Interleaved Input Data Rate,
Figure 101. Test Configuration for AD9775 in Two-Port Mode with PLL Enabled, Signal Generator Frequency = Input Data Rate,
ONEPORTCLK = Interleaved Input Data Rate, DAC Output Data Rate = Signal Generator Frequency × Interpolation Rate
NOTES
1. TO USE PECL CLOCK DRIVER, SOLDER JP41 AND JP42 AND REMOVE TRANSFORMER T1.
2. IN TWO-PORT MODE, IF DATACLK/PLL_LOCK IS PROGRAMMED TO OUTPUT PIN 8, JP25
NOTES
1. TO USE PECL CLOCK DRIVER, SOLDER JP41 AND JP42 AND REMOVE TRANSFORMER T1.
AND JP39 SHOULD BE SOLDERED. IF DATACLK/PLL_LOCK IS PROGRAMMED TO OUTPUT
PIN 53, JP46 AND JP47 SHOULD BE SOLDERED. SEE THE TWO-PORT DATA INPUT MODE
FOR MORE INFORMATION.
DAC Output Data Rate = Signal Generator Frequency × Interpolation Rate
INPUT CLOCK
INPUT CLOCK
JUMPER CONFIGURATION FOR TWO-PORT MODE PLL ON
JP12 –
JP24 –
JP25 –
JP26 –
JP27 –
JP31 –
JP32 –
JP33 –
JUMPER CONFIGURATION FOR ONE-PORT MODE PLL ON
JP12 –
JP24 –
JP25 –
JP26 –
JP27 –
JP31 –
JP32 –
JP33 –
AWG2021
JP1 –
JP2 –
JP3 –
JP5 –
JP6 –
AWG2021
JP1 –
JP2 –
JP3 –
JP5 –
JP6 –
DG2020
DG2020
OR
OR
SOLDERED/IN
SOLDERED/IN
LECROY
PULSE
GENERATOR
LECROY
PULSE
GENERATOR
×
×
×
×
×
40-PIN RIBBON CABLE
×
×
×
×
×
UNSOLDERED/OUT
UNSOLDERED/OUT
Rev. E | Page 45 of 56
TRIG
TRIG
INP
INP
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
DAC1, DB13–DB0
DAC2, DB13–DB0
DAC1, DB13–DB0
DAC2, DB13–DB0
ONEPORTCLK
DATACLK
SIGNAL GENERATOR
SIGNAL GENERATOR
CLK+/CLK–
CLK+/CLK–
AD9775
AD9775
AD9775