AD5382BST-3 Analog Devices Inc, AD5382BST-3 Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD5382BST-3
Manufacturer Part Number
AD5382BST-3
Description
IC DAC 14BIT 32CH 3V 100-LQFP
Manufacturer
Analog Devices Inc
Datasheet
1.AD5382BSTZ-5.pdf
(40 pages)
Specifications of AD5382BST-3
Design Resources
32 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5382 (CN0011) AD5382 Channel Monitor Function (CN0012)
Settling Time
8µs
Number Of Bits
14
Data Interface
Serial, Parallel
Number Of Converters
32
Voltage Supply Source
Single Supply
Power Dissipation (max)
65mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
For Use With
EVAL-AD5382EB - BOARD EVAL FOR AD5382
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
AD5382
MONITOR FUNCTION
The AD5382 channel monitor function consists of a multiplexer
addressed via the interface, allowing any channel output to be
routed to this pin for monitoring using an external ADC.
The channel monitor function must be enabled in the control
register before any channels are routed to MON_OUT. Table 18
contains the decoding information required to route any chan-
nel to MON_OUT. External signals within the AD5382’s
absolute maximum input range can be connected to the
MON_IN pins and monitored at MON_OUT. Selecting
Channel Address 63 three-states MON_OUT. Figure 41 shows
a typical monitoring circuit implemented using a 12-bit SAR
ADC in a 6-lead SOT-23 package. The controller output port
selects the channel to be monitored, and the input port reads
the converted data from the ADC.
TOGGLE MODE FUNCTION
The toggle mode function allows an output signal to be gener-
ated using the LDAC control signal that switches between two
DAC data registers. This function is configured using the SFR
control register as follows. A write with REG1 = REG0 = 0 and
A4–A0 = 01100 specifies a control register write. The toggle
mode function is enabled in groups of eight channels using bits
CR5 to CR2 in the control register. See the AD5382 control
register contents in
of toggle mode implementation. Each of the 32 DAC channels
on the AD5382 contains an A and B data register. Note that the
Table 16 Figure 42
.
shows a block diagram
VOUT31
VOUT0
DAC_GND SIGNAL_GND
REFOUT/REFIN
MON_IN1
MON_IN2
Figure 41. Typical Channel Monitoring Circuit
AD5382
AVCC
AVCC
MON_OUT
Rev. B | Page 34 of 40
AGND
SYNC
SCLK
DIN
VIN
B registers can be loaded only when toggle mode is enabled.
The sequence of events when configuring the AD5382 for
toggle mode is as follows:
1.
2.
3.
4.
The LDAC is used to switch between the A and B registers in
determining the analog output. The first LDAC configures the
output to reflect the data in the A registers. This mode offers
significant advantages if the user wants to generate a square
wave at the output of all 32 channels, as might be required to
drive a liquid crystal-based variable optical attenuator. In this
case, the user writes sets the control register and enables the
toggle function by setting CR5 to CR2 = 1, thus enabling the
four groups of eight for toggle mode operation. The user must
then load data to all 32 A and B registers. Toggling LDAC will
set the output values to reflect the data in the A and B registers.
The frequency of the LDAC determines the frequency of the
square wave output.
Toggle mode is disabled via the control register. The first LDAC
following the disabling of the toggle mode updates the outputs
with the data contained in the A registers.
AD7476
Enable toggle mode for the required channels via the
control register.
Load data to the A registers.
Load data to the B registers.
Apply LDAC .
AVCC
GND
SDATA
SCLK
CS
CONTROLLER
OUTPUT PORT
INPUT PORT