EPM7128AETC100-10 Altera, EPM7128AETC100-10 Datasheet - Page 40
![IC MAX 7000 CPLD 128 100-TQFP](/photos/6/70/67055/544-100-tqfp_sml.jpg)
EPM7128AETC100-10
Manufacturer Part Number
EPM7128AETC100-10
Description
IC MAX 7000 CPLD 128 100-TQFP
Manufacturer
Altera
Series
MAX® 7000Ar
Datasheet
1.EPM7032AELC44-10N.pdf
(64 pages)
Specifications of EPM7128AETC100-10
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
8
Number Of Macrocells
128
Number Of Gates
2500
Number Of I /o
84
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
3.3V
Memory Type
EEPROM
Number Of Logic Elements/cells
8
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-1202
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7128AETC100-10
Manufacturer:
ALTERA
Quantity:
32
Company:
Part Number:
EPM7128AETC100-10
Manufacturer:
ALTERA
Quantity:
33
Part Number:
EPM7128AETC100-10
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPM7128AETC100-10N
Manufacturer:
ALTERA
Quantity:
1 920
Company:
Part Number:
EPM7128AETC100-10N
Manufacturer:
ALTERA74
Quantity:
350
Part Number:
EPM7128AETC100-10N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EPM7128AETC100-10T
Manufacturer:
ALTERA
Quantity:
20 000
MAX 7000A Programmable Logic Device Data Sheet
40
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
t
f
Symbol
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
CNT
CNT
ACNT
ACNT
Table 21. EPM7128AE External Timing Parameters
Input to non-
registered output
I/O input to non-
registered output
Global clock setup
time
Global clock hold time
Global clock setup
time of fast input
Global clock hold time
of fast input
Global clock to output
delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output
delay
Array clock high time
Array clock low time
Minimum pulse width
for clear and preset
Minimum global clock
period
Maximum internal
global clock frequency
Minimum array clock
period
Maximum internal
array clock frequency
Parameter
C1 = 35 pF
(2)
C1 = 35 pF
(2)
(2)
(2)
C1 = 35 pF
(2)
(2)
C1 = 35 pF
(2)
(3)
(2)
(2),
(2)
(2),
Conditions
(4)
(4)
192.3
192.3
Min
3.3
0.0
2.5
0.0
1.0
2.0
2.0
1.8
0.2
1.0
2.0
2.0
2.0
-5
Note (1)
Max
5.0
5.0
3.4
4.9
5.2
5.2
129.9
129.9
Speed Grade
Min
4.9
0.0
3.0
0.0
1.0
3.0
3.0
2.8
0.3
1.0
3.0
3.0
3.0
-7
Max
7.5
7.5
5.0
7.1
7.7
7.7
98.0
98.0
Min
Altera Corporation
6.6
0.0
3.0
0.0
1.0
4.0
4.0
3.8
0.4
1.0
4.0
4.0
4.0
-10
Max
10.2
10.2
6.6
9.4
10
10
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns