EPM2210F256C5N Altera, EPM2210F256C5N Datasheet - Page 73

IC MAX II CPLD 2210 LE 256-FBGA

EPM2210F256C5N

Manufacturer Part Number
EPM2210F256C5N
Description
IC MAX II CPLD 2210 LE 256-FBGA
Manufacturer
Altera
Series
MAX® IIr
Datasheets

Specifications of EPM2210F256C5N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.0ns
Voltage Supply - Internal
2.5V, 3.3V
Number Of Logic Elements/blocks
2210
Number Of Macrocells
1700
Number Of I /o
204
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
2.5V, 3.3V
Memory Type
FLASH
Number Of Logic Elements/cells
2210
Cpld Type
FLASH
No. Of Macrocells
1700
No. Of I/o's
204
Propagation Delay
7.5ns
Global Clock Setup Time
1.2ns
Frequency
304MHz
Supply Voltage Range
3V To 3.6V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
544-1354
EPM2210F256C5N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM2210F256C5N
Manufacturer:
ALTBRA
Quantity:
40
Part Number:
EPM2210F256C5N
Manufacturer:
ALTERA
Quantity:
1 235
Part Number:
EPM2210F256C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM2210F256C5N
Manufacturer:
ALTERA
0
Part Number:
EPM2210F256C5N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EPM2210F256C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM2210F256C5N
0
Chapter 5: DC and Switching Characteristics
Timing Model and Specifications
Table 5–21. UFM Block Internal Timing Microparameters (Part 2 of 3)
© August 2009 Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
Symbol
DDS
DDH
DP
PB
BP
PP M X
AE
EB
BE
EPM X
DCO
Data register data in
setup to data register
clock
Data register data in
hold from data
register clock
Program signal to
data clock hold time
Maximum delay
between program
rising edge to UFM
busy signal rising
edge
Minimum delay
allowed from UFM
busy signal going low
to program signal
going low
Maximum length of
busy pulse during a
program
Minimum erase signal
to address clock hold
time
Maximum delay
between the erase
rising edge to the
UFM busy signal
rising edge
Minimum delay
allowed from the UFM
busy signal going low
to erase signal going
low
Maximum length of
busy pulse during an
erase
Delay from data
register clock to data
register output
Parameter
Min
–3 Speed
20
20
20
20
0
0
Grade
Max
960
100
960
500
5
MAX II / MAX IIG
Min
–4 Speed
20
20
20
20
0
0
Grade
Max
960
100
960
500
5
Min
–5 Speed
20
20
20
20
0
0
Grade
Max
960
100
960
500
5
Min Max Min Max Min Max
–6 Speed
20
20
20
20
0
0
Grade
960
100
960
500
5
–7 Speed
20
20
20
20
MAX IIZ
0
0
Grade
960
100
960
500
5
MAX II Device Handbook
–8 Speed
20
20
20
20
0
0
Grade
960
100
960
500
5
Unit
ms
ns
ns
ns
ns
ns
µs
ns
ns
ns
ns
5–15

Related parts for EPM2210F256C5N