EPM7256AEFC256-10 Altera, EPM7256AEFC256-10 Datasheet - Page 41

IC MAX 7000 CPLD 256 256-FBGA

EPM7256AEFC256-10

Manufacturer Part Number
EPM7256AEFC256-10
Description
IC MAX 7000 CPLD 256 256-FBGA
Manufacturer
Altera
Series
MAX® 7000Ar
Datasheet

Specifications of EPM7256AEFC256-10

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
16
Number Of Macrocells
256
Number Of Gates
5000
Number Of I /o
164
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
3.3V
Memory Type
EEPROM
Number Of Logic Elements/cells
16
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-2345

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7256AEFC256-10
Manufacturer:
ALTERA
Quantity:
3
Part Number:
EPM7256AEFC256-10
Quantity:
50 000
Part Number:
EPM7256AEFC256-10
Manufacturer:
ALTERA40
Quantity:
900
Part Number:
EPM7256AEFC256-10
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7256AEFC256-10
Manufacturer:
ALTERA
0
Part Number:
EPM7256AEFC256-10/EPM7256AFC256-10
Manufacturer:
ALTERA
0
Part Number:
EPM7256AEFC256-10N
Manufacturer:
ALTERA
0
Part Number:
EPM7256AEFC256-10N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM7256AEFC256-10N
0
Part Number:
EPM7256AEFC256-10S
Manufacturer:
ALTERA
0
Part Number:
EPM7256AEFC256-10S
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
IN
IO
FIN
SEXP
PEXP
LAD
LAC
IOE
OD1
OD2
OD3
ZX1
ZX2
ZX3
XZ
SU
H
FSU
FH
RD
COMB
IC
Table 22. EPM7128AE Internal Timing Parameters (Part 1 of 2)
Input pad and buffer delay
I/O input pad and buffer
delay
Fast input delay
Shared expander delay
Parallel expander delay
Logic array delay
Logic control array delay
Internal output enable delay
Output buffer and pad
delay, slow slew rate = off
V
Output buffer and pad
delay, slow slew rate = off
V
Output buffer and pad
delay, slow slew rate = on
V
Output buffer enable delay,
slow slew rate = off
V
Output buffer enable delay,
slow slew rate = off
V
Output buffer enable delay,
slow slew rate = on
V
Output buffer disable delay C1 = 5 pF
Register setup time
Register hold time
Register setup time of fast
input
Register hold time of fast
input
Register delay
Combinatorial delay
Array clock delay
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
= 3.3 V
= 2.5 V
= 2.5 V or 3.3 V
= 3.3 V
= 2.5 V
= 3.3 V
Parameter
C1 = 35 pF
C1 = 35 pF
(5)
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
(5)
C1 = 35 pF
Conditions
MAX 7000A Programmable Logic Device Data Sheet
Min
1.4
0.6
1.1
1.4
-5
Max
0.7
0.7
2.5
2.0
0.4
1.6
0.7
0.0
0.8
1.3
5.8
4.0
4.5
9.0
4.0
0.8
0.5
1.2
Note (1)
Speed Grade
Min
2.1
1.0
1.6
1.4
-7
Max
1.0
1.0
3.0
2.9
0.7
2.4
1.0
0.0
1.2
1.7
6.2
4.0
4.5
9.0
4.0
1.2
0.9
1.7
Min
2.9
1.3
1.6
1.4
-10
Max
10.0
1.3
1.4
1.4
3.4
3.8
0.9
3.1
0.0
1.6
2.1
6.6
5.0
5.5
5.0
1.6
1.3
2.2
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
41

Related parts for EPM7256AEFC256-10