EPM3512AFI256-10N Altera, EPM3512AFI256-10N Datasheet - Page 9

IC MAX 3000A CPLD 512 256-FBGA

EPM3512AFI256-10N

Manufacturer Part Number
EPM3512AFI256-10N
Description
IC MAX 3000A CPLD 512 256-FBGA
Manufacturer
Altera
Series
MAX® 3000Ar
Datasheet

Specifications of EPM3512AFI256-10N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
32
Number Of Macrocells
512
Number Of Gates
10000
Number Of I /o
208
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
3.0 V ~ 3.6 V
Memory Type
EEPROM
Number Of Logic Elements/cells
32
Family Name
MAX 3000A
# Macrocells
512
Number Of Usable Gates
10000
Frequency (max)
125MHz
Propagation Delay Time
10ns
Number Of Logic Blocks/elements
32
# I/os (max)
208
Operating Supply Voltage (typ)
3.3V
In System Programmable
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM3512AFI256-10N
Manufacturer:
ALTERA
Quantity:
612
Part Number:
EPM3512AFI256-10N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3512AFI256-10N
Manufacturer:
ALTERA
0
Part Number:
EPM3512AFI256-10N WWW.YIBEIIC.COM
Manufacturer:
ALTERA
0
MAX 3000A Programmable Logic Device Family Data Sheet
Parallel Expanders
Parallel expanders are unused product terms that can be allocated to a
neighboring macrocell to implement fast, complex logic functions.
Parallel expanders allow up to 20 product terms to directly feed the
macrocell OR logic, with five product terms provided by the macrocell and
15 parallel expanders provided by neighboring macrocells in the LAB.
The Altera development system compiler can automatically allocate up to
three sets of up to five parallel expanders to the macrocells that require
additional product terms. Each set of five parallel expanders incurs a
small, incremental timing delay (t
). For example, if a macrocell
PEXP
requires 14 product terms, the compiler uses the five dedicated product
terms within the macrocell and allocates two sets of parallel expanders;
the first set includes five product terms, and the second set includes four
product terms, increasing the total delay by 2 × t
.
PEXP
Two groups of eight macrocells within each LAB (e.g., macrocells 1
through 8 and 9 through 16) form two chains to lend or borrow parallel
expanders. A macrocell borrows parallel expanders from lower–
numbered macrocells. For example, macrocell 8 can borrow parallel
expanders from macrocell 7, from macrocells 7 and 6, or from macrocells
7, 6, and 5. Within each group of eight, the lowest–numbered macrocell
can only lend parallel expanders and the highest–numbered macrocell can
only borrow them.
Figure 4
shows how parallel expanders can be
borrowed from a neighboring macrocell.
Altera Corporation
9

Related parts for EPM3512AFI256-10N