XC9536XL-5CSG48C Xilinx Inc, XC9536XL-5CSG48C Datasheet
![no-image](/images/no-image-200.jpg)
XC9536XL-5CSG48C
Specifications of XC9536XL-5CSG48C
Available stocks
Related parts for XC9536XL-5CSG48C
XC9536XL-5CSG48C Summary of contents
Page 1
... C to +70° Description The XC9536XL is a 3.3V CPLD targeted for high-perfor- mance, low-voltage applications in leading-edge communi- cations and computing systems comprised of two © 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. ...
Page 2
... I/O/GCK 1 I/O/GSR 2 I/O/GTS Function Block outputs (indicated by the bold line) drive the I/O Blocks directly. 2 178 MHz 200 250 DS058_01_121501 JTAG Controller I/O Blocks Figure 2: XC9536XL Architecture www.xilinx.com In-System Programming Controller 54 Function 18 Block 1 Macrocells Function 18 Block 2 Macrocells DS058_02_081500 DS058 (v1.9) April 3, 2007 ...
Page 3
... Max; CC CCIO V = GND or 3. Min < V < 5. GND 1.0 MHz GND, No load 1.0 MHz IN www.xilinx.com XC9536XL High Performance CPLD Value –0.5 to 4.0 –0.5 to 5.5 –0.5 to 5.5 –65 to +150 +150 by 4.0V. CCINT information on the Xilinx website. For Pb-free Min Max 3.0 3.6 o ...
Page 4
... XC9536XL High Performance CPLD AC Characteristics Symbol Parameter T I/O to output valid PD T I/O setup time before GCK SU T I/O hold time after GCK H T GCK to output valid CO f Multiple FB internal operating frequency SYSTEM T I/O setup time before p-term clock input PSU T I/O hold time after p-term clock input ...
Page 5
... Internal low power logic delay LOGILP Feedback Delays T Fast CONNECT II feedback delay F Time Adders T Incremental product term allocator delay PTA T Slew-rate limited delay SLEW DS058 (v1.9) April 3, 2007 Product Specification XC9536XL High Performance CPLD XC9536XL-5 XC9536XL-7 Min Max Min Max - 1.5 - 2.3 - 1 ...
Page 6
... Notes: 1. Global control pin. 2. The pin-outs are the same for Pb-free versions of packages. XC9536XL Global, JTAG and Power Pins Pin Type PC44 I/O/GCK1 I/O/GCK2 I/O/GCK3 I/O/GTS1 I/O/GTS2 I/O/GSR TCK TDI TDO TMS V 3.3V 21, 41 CCINT V 2.5V/3.3V CCIO GND 10, 23 Connects Notes: 1 ...
Page 7
... Chip Scale Package (CSP) VQ64 64-pin Quad Flat Pack (VQFP) PCG44 44-pin Plastic Lead Chip Carrier (PLCC); Pb-free VQG44 44-pin Quad Flat Pack (VQFP); Pb-free www.xilinx.com XC9536XL High Performance CPLD This line not related to device part number Operating Package Type Range ( ...
Page 8
... XC9536XL High Performance CPLD Speed Device Ordering and (pin-to-pin Part Marking Number delay) XC9536XL-5CSG48C 5 ns XC9536XL-5VQG64C 5 ns XC9536XL-7PCG44C 7.5 ns XC9536XL-7VQG44C 7.5 ns XC9536XL-7CSG48C 7.5 ns XC9536XL-7VQG64C 7.5 ns XC9536XL-7PCG44I 7.5 ns XC9536XL-7VQG44I 7.5 ns XC9536XL-7CSG48I 7.5 ns XC9536XL-7VQG64I 7.5 ns XC9536XL-10PCG44C 10 ns XC9536XL-10VQG44C 10 ns XC9536XL-10CSG48C 10 ns XC9536XL-10VQG64C 10 ns ...
Page 9
... DS058 (v1.9) April 3, 2007 Product Specification Revision equation, page 1. Removed -4 device. Added industrial availability test conditions and measurements to DC Characteristics table from 260 to 220 C. Added Device Part Marking and updated Ordering SOL specification to AC Characteristics. APRPW www.xilinx.com XC9536XL High Performance CPLD 9 ...
Page 10
... XC9536XL High Performance CPLD 10 www.xilinx.com R DS058 (v1.9) April 3, 2007 Product Specification ...