DSPB56364AF100 Freescale Semiconductor, DSPB56364AF100 Datasheet - Page 38
![IC DSP 24BIT AUD 100MHZ 100-LQFP](/photos/6/71/67169/dspb56364af100_sml.jpg)
DSPB56364AF100
Manufacturer Part Number
DSPB56364AF100
Description
IC DSP 24BIT AUD 100MHZ 100-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet
1.DSPB56364AF100.pdf
(148 pages)
Specifications of DSPB56364AF100
Interface
Host Interface, I²C, SAI, SPI
Clock Rate
100MHz
Non-volatile Memory
ROM (24 kB)
On-chip Ram
11.25kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPB56364AF100
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
DSPB56364AF100
Manufacturer:
TI
Quantity:
996
Company:
Part Number:
DSPB56364AF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSPB56364AF100
Manufacturer:
FREESCALE
Quantity:
20 000
External Memory Expansion Port (Port A)
3-22
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
No.
Page mode cycle time for two consecutive accesses of the
same direction
Page mode cycle time for mixed (read and write) accesses
CAS assertion to data valid (read)
Column address valid to data valid (read)
CAS deassertion to data not valid (read hold time)
Last CAS assertion to RAS deassertion
Previous CAS deassertion to RAS deassertion
CAS assertion pulse width
Last CAS deassertion to RAS assertion
CAS deassertion pulse width
Column address valid to CAS assertion
CAS assertion to column address not valid
Last column address valid to RAS deassertion
WR deassertion to CAS assertion
CAS deassertion to WR assertion
CAS assertion to WR deassertion
WR assertion pulse width
Last WR assertion to RAS deassertion
WR assertion to CAS deassertion
Data valid to CAS assertion (write)
CAS assertion to data not valid (write)
WR assertion to CAS assertion
• BRW[1:0] = 00
• BRW[1:0] = 01
• BRW[1:0] = 10
• BRW[1:0] = 11
Table 3-11 DRAM Page Mode Timings, Three Wait States
Characteristics
DSP56364 Technical Data, Rev. 4.1
5
Symbol
t
t
t
t
t
t
t
t
t
RHCP
t
t
t
t
t
t
WCH
t
CWL
WCS
t
CAC
RSH
CAS
CRP
t
ASC
CAH
RCS
RCH
RWL
t
t
t
OFF
RAL
WP
PC
CP
DS
DH
AA
2.25 × T
3.75 × T
4.75 × T
6.75 × T
1.25 × T
2.25 × T
3.75 × T
3.25 × T
1.25 × T
0.75 × T
2.5 × T
4.5 × T
1.5 × T
2.5 × T
3.5 × T
0.5 × T
2.5 × T
Expression
2 × T
2 × T
4 × T
3 × T
1.25 × T
T
2 × T
C
− 4.0
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
− 7.0
− 4.0
− 4.0
− 7.0
C
− 4.0
− 4.0
− 4.0
− 4.0
− 4.5
− 4.0
− 4.0
− 6.0
− 6.0
− 6.0
− 6.0
− 4.0
− 4.2
− 4.3
− 4.3
− 4.3
− 4.0
1, 2, 3
C
4
Freescale Semiconductor
16.0
41.5
61.5
36.0
18.3
33.2
28.2
40.0
35.0
21.0
41.0
11.0
21.0
30.5
21.0
Min
0.0
6.0
8.5
3.5
1.0
8.2
—
—
—
—
Max
13.0
23.0
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns