XC2S50E-6TQG144C Xilinx Inc, XC2S50E-6TQG144C Datasheet - Page 47

IC SPARTAN-IIE FPGA 50K 144-TQFP

XC2S50E-6TQG144C

Manufacturer Part Number
XC2S50E-6TQG144C
Description
IC SPARTAN-IIE FPGA 50K 144-TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-IIEr
Datasheet

Specifications of XC2S50E-6TQG144C

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
384
Total Ram Bits
32768
Number Of I /o
102
Number Of Gates
50000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1331

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX
Quantity:
1 450
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX
Quantity:
1 450
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX
Quantity:
151
Part Number:
XC2S50E-6TQG144C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX/PBF
Quantity:
12
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX
0
Part Number:
XC2S50E-6TQG144C
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
XC2S50E-6TQG144C
Quantity:
3 000
CLB Distributed RAM Switching Characteristics
CLB Shift Register Switching Characteristics
Block RAM Switching Characteristics
DS077-3 (v2.3) June 18, 2008
Product Specification
Sequential Delays
Setup/Hold Times with Respect to Clock CLK
Clock CLK
Sequential Delays
Setup/Hold Times with Respect to Clock CLK
Clock CLK
Sequential Delays
Setup/Hold Times with Respect to Clock CLK
Clock CLK
T
T
T
T
T
T
T
T
T
Symbol
T
WS
SHCKO16
SHCKO32
AS
DS
BWCK
T
BACK
T
BDCK
BRCK
T
T
BECK
Symbol
T
T
SHCECK
T
WPH
WPL
SHDICK
Symbol
T
WC
T
/ T
/ T
/ T
T
SRPH
T
T
SRPL
REG
BPWH
BCKO
BPWL
BCCS
AH
DH
WH
/ T
/ T
/ T
/ T
/ T
R
BCKD
BCKE
BCKR
BCKW
BCKA
Clock CLK to X/Y outputs (WE active, 16 x 1 mode)
Clock CLK to X/Y outputs (WE active, 32 x 1 mode)
F/G address inputs
BX/BY data inputs (DIN)
CE input (WS)
Pulse width, High
Pulse width, Low
Clock period to meet address write cycle time
Clock CLK to X/Y outputs
BX/BY data inputs (DIN)
CE input (WS)
Pulse width, High
Pulse width, Low
Clock CLK to DOUT output
ADDR inputs
DIN inputs
EN inputs
RST input
WEN input
Pulse width, High
Pulse width, Low
CLKA -> CLKB setup time for different ports
Description
Description
Description
www.xilinx.com
Spartan-IIE FPGA Family: DC and Switching Characteristics
0.42 / 0
0.53 / 0
0.7 / 0
1.0 / 0
1.0 / 0
2.2 / 0
2.1 / 0
2.0 / 0
0.53 / 0
Min
0.7 / 0
0.6
0.8
2.1
2.1
4.2
Min
0.6
1.4
1.4
2.7
Min
1.2
2.1
2.1
-7
-7
-7
Max
Speed Grade
Max
Speed Grade
3.1
Max
1.5
1.9
Speed Grade
2.9
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
1.1 / 0
1.1 / 0
2.5 / 0
2.3 / 0
2.2 / 0
0.5 / 0
0.6 / 0
0.8 / 0
0.6 / 0
0.8 / 0
Min
0.6
1.5
1.5
3.0
Min
Min
0.6
0.8
2.4
2.4
4.8
1.2
2.4
2.4
-6
-6
-6
Max
Max
Max
1.7
2.1
3.5
3.2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Units
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
47

Related parts for XC2S50E-6TQG144C