AT40K10LV-3DQC Atmel, AT40K10LV-3DQC Datasheet - Page 11
![IC FPGA 3.3V 576 CELL 208-PQFP](/photos/6/73/67311/313-208-pqfp_sml.jpg)
AT40K10LV-3DQC
Manufacturer Part Number
AT40K10LV-3DQC
Description
IC FPGA 3.3V 576 CELL 208-PQFP
Manufacturer
Atmel
Series
AT40K/KLVr
Datasheet
1.AT40K05-2BQC.pdf
(67 pages)
Specifications of AT40K10LV-3DQC
Number Of Logic Elements/cells
576
Total Ram Bits
4608
Number Of I /o
161
Number Of Gates
20000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
208-BFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Labs/clbs
-
RAM
0896C–FPGA–04/02
32 x 4 dual-ported RAM blocks are dispersed throughout the array, see Figure 7. A 4-bit
Input Data Bus connects to four horizontal local buses distributed over four sector rows
(plane 1). A 4-bit Output Data Bus connects to four horizontal local buses distributed
over four sectors in the same column. A 5-bit Output Address Bus connects to five verti-
cal express buses in the same column. Ain (input address) and Aout (output address)
alternate positions in horizontally aligned RAM blocks. For the left-most RAM blocks,
Aout is on the left and Ain is on the right. For the right-most RAM blocks, Ain is on the
left and Aout is tied off, thus it can only be configured as a single port. For single-ported
RAM, Ain is the READ/WRITE address port and Din is the (bi-directional) data port.
Right-most RAM blocks can be used only for single-ported memories. WEN and OEN
connect to the vertical express buses in the same column.
Figure 7. RAM Connections (One Ram Block)
AT40K/AT40KLV Series FPGA
CLK
CLK
CLK
CLK
Ain
WEN
OEN
32 x 4 RAM
Din
CLK
Dout
Aout
11