AT40K20-2AJI Atmel, AT40K20-2AJI Datasheet - Page 26
![IC FPGA 20K GATES 84PLCC](/photos/6/70/67047/453-84-plcc_sml.jpg)
AT40K20-2AJI
Manufacturer Part Number
AT40K20-2AJI
Description
IC FPGA 20K GATES 84PLCC
Manufacturer
Atmel
Series
AT40K/KLVr
Specifications of AT40K20-2AJI
Number Of Logic Elements/cells
1024
Total Ram Bits
8192
Number Of I /o
62
Number Of Gates
30000
Voltage - Supply
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Labs/clbs
-
Other names
AT40K202AJI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
AC Timing Characteristics – 5V Operation AT40K
Delays are based on fixed loads and are described in the notes.
Maximum times based on worst case: V
Minimum times based on best case: V
Maximum delays are the average of t
All input IO characteristics measured from a V
of V
All input IO characteristics measured from a V
output IO characteristics are measured as the average of t
26
Cell Function
Repeaters
Repeater
Repeater
Repeater
Repeater
Repeater
Repeater
Cell Function
IO
Input
Input
Input
Input
Output, Slow
Output, Medium
Output, Fast
Output, Slow
Output, Slow
Output, Medium
Output, Medium
Output, Fast
Output, Fast
CC
. All output IO characteristics are measured as the average of t
AT40K/AT40KLV Series FPGA
Parameter
t
t
t
t
t
t
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
PZX
PXZ
PZX
PXZ
PZX
PXZ
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
(Maximum)
PDLH
CC
CC
= 5.25V, temperature = 0°C
and t
= 4.75V, temperature = 70°C
IH
PDHL
IH
Path
L -> E
E -> E
L -> L
E -> L
E -> IO
L -> IO
Path
pad -> x/y
pad -> x/y
pad -> x/y
pad -> x/y
x/y/E/L -> pad
x/y/E/L -> pad
x/y/E/L -> pad
oe -> pad
oe -> pad
oe -> pad
oe -> pad
oe -> pad
oe -> pad
of 50% at the pad (CMOS threshold) to the internal V
of 50% of V
.
PDLH
DD
and t
at the pad (CMOS threshold) to the internal V
PDHL
PDLH
to the pad V
and t
10.8
1.3
1.3
1.3
1.3
0.8
0.8
1.2
3.6
7.3
5.9
4.8
3.9
6.2
1.3
4.8
1.9
3.7
1.6
-2
-2
PDHL
to the pad V
IH
of 50% of V
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
IH
of 50% of V
CC
.
Notes
1 unit load
1 unit load
1 unit load
1 unit load
1 unit load
1 unit load
Notes
No extra delay
1 extra delay
2 extra delays
3 extra delays
50 pf load
50 pf load
50 pf load
50 pf load
50 pf load
50 pf load
50 pf load
50 pf load
50 pf load
IH
of 50% of V
0896C–FPGA–04/02
CC
.
IH
of 50%
CC
. All