EP3C25Q240C8N Altera, EP3C25Q240C8N Datasheet - Page 62

IC CYCLONE III FPGA 25K 240-PQFP

EP3C25Q240C8N

Manufacturer Part Number
EP3C25Q240C8N
Description
IC CYCLONE III FPGA 25K 240-PQFP
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C25Q240C8N

Number Of Logic Elements/cells
24624
Number Of Labs/clbs
1539
Total Ram Bits
608256
Number Of I /o
148
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.544-2370 - KIT STARTER CYCLONE III EP3C25
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2076
EP3C25Q240C8NES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C25Q240C8N
Manufacturer:
ALTERA
Quantity:
220
Part Number:
EP3C25Q240C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C25Q240C8N
Manufacturer:
WSI
Quantity:
780
Part Number:
EP3C25Q240C8N
Manufacturer:
ALTERA
0
Part Number:
EP3C25Q240C8N
Manufacturer:
ALTERA
Quantity:
100
Part Number:
EP3C25Q240C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP3C25Q240C8N
Quantity:
1 400
Part Number:
EP3C25Q240C8NES
Manufacturer:
ALTERA
0
2–18
Table 2–26. Cyclone III LS Devices RSDS Transmitter Timing Specification
Cyclone III Device Handbook, Volume 2
f
(input clock
frequency)
Device operation
in Mbps
t
TCCS
Output jitter
(peak to peak)
t
t
t
Notes to
(1) Applicable for true RSDS and Emulated RSDS with three-resistor network transmitters.
(2) True RSDS transmitter is only supported at the output pin of the Row I/O (Banks 1, 2, 5, and 6). Emulated RSDS with three-resistor network
(3) t
HSC LK
DUTY
RISE
FALL
LOC K
(3)
transmitter is supported at the output pin of all I/O banks.
LOC K
Symbol
Table
is the time required for the PLL to lock from the end of device configuration.
2–26:
Table 2–27. Cyclone III LS Devices Emulated RSDS with One-Resistor Network Transmitter Timing
Specifications
C
C
f
clock
frequency)
20 – 80%,
20 – 80%,
HSC LK
LOAD
LOAD
Modes
Symbol
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
= 5 pF
= 5 pF
(input
(Note 1)
Min
100
Modes
10
10
10
10
10
10
80
70
40
20
10
45
×10
×8
×7
×4
×2
×1
(Part 1 of 2) (Preliminary)
C7 and I7
500
500
Typ
Min
10
10
10
10
10
10
C7 and I7
155.5
155.5
155.5
155.5
155.5
Max
311
311
311
311
311
311
311
200
500
55
1
Typ
(Note
Max
170
Min
85
85
85
85
85
100
10
10
10
10
10
10
80
70
40
20
10
45
1),
(2)
Chapter 2: Cyclone III LS Device Data Sheet
Min
10
10
10
10
10
10
(Preliminary)
© December 2009 Altera Corporation
500
500
Typ
C8
Typ
C8
155.5
155.5
155.5
155.5
155.5
Switching Characteristics
Max
311
311
311
311
311
311
311
200
550
55
1
Max
170
85
85
85
85
85
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ms
ps
ps
ps
ps
%

Related parts for EP3C25Q240C8N