EPF10K30EQC208-3 Altera, EPF10K30EQC208-3 Datasheet - Page 29

IC FLEX 10KE FPGA 30K 208-PQFP

EPF10K30EQC208-3

Manufacturer Part Number
EPF10K30EQC208-3
Description
IC FLEX 10KE FPGA 30K 208-PQFP
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet

Specifications of EPF10K30EQC208-3

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
24576
Number Of I /o
147
Number Of Gates
119000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1266

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K30EQC208-3
Manufacturer:
ALTERA
Quantity:
12 388
Part Number:
EPF10K30EQC208-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30EQC208-3
Manufacturer:
ALTERA
0
Part Number:
EPF10K30EQC208-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30EQC208-3N
Manufacturer:
ALTERA
0
Altera Corporation
For improved routing, the row interconnect consists of a combination of
full-length and half-length channels. The full-length channels connect to
all LABs in a row; the half-length channels connect to the LABs in half of
the row. The EAB can be driven by the half-length channels in the left half
of the row and by the full-length channels. The EAB drives out to the full-
length channels. In addition to providing a predictable, row-wide
interconnect, this architecture provides increased routing resources. Two
neighboring LABs can be connected using a half-row channel, thereby
saving the other half of the channel for the other half of the row.
Table 7
resources available in each FLEX 10KE device.
In addition to general-purpose I/O pins, FLEX 10KE devices have six
dedicated input pins that provide low-skew signal distribution across the
device. These six inputs can be used for global clock, clear, preset, and
peripheral output enable and clock enable control signals. These signals
are available as control signals for all LABs and IOEs in the device. The
dedicated inputs can also be used as general-purpose data inputs because
they can feed the local interconnect of each LAB in the device.
Figure 14
row, column, and local interconnects, as well as the associated cascade
and carry chains. Each LAB is labeled according to its location: a letter
represents the row and a number represents the column. For example,
LAB B3 is in row B, column 3.
Table 7. FLEX 10KE FastTrack Interconnect Resources
EPF10K30E
EPF10K50E
EPF10K50S
EPF10K100E
EPF10K130E
EPF10K200E
EPF10K200S
Device
summarizes the FastTrack Interconnect routing structure
shows the interconnection of adjacent LABs and EABs, with
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
Rows
10
12
16
24
6
Channels per
Row
216
216
312
312
312
Columns
36
36
52
52
52
Channels per
Column
24
24
24
32
48
29

Related parts for EPF10K30EQC208-3