EP1S60B956C7 Altera, EP1S60B956C7 Datasheet - Page 47

IC STRATIX FPGA 60K LE 956-BGA

EP1S60B956C7

Manufacturer Part Number
EP1S60B956C7
Description
IC STRATIX FPGA 60K LE 956-BGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S60B956C7

Number Of Logic Elements/cells
57120
Number Of Labs/clbs
5712
Total Ram Bits
5215104
Number Of I /o
683
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
956-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1432

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S60B956C7
Manufacturer:
ATMEL
Quantity:
2
Part Number:
EP1S60B956C7
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S60B956C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S60B956C7
Manufacturer:
ALTERA
0
Part Number:
EP1S60B956C7N
Manufacturer:
ALTERA
Quantity:
624
Part Number:
EP1S60B956C7N
Manufacturer:
ALTERA
0
Figure 2–17. M4K RAM Block Control Signals
Figure 2–18. M4K RAM Block LAB Row Interface
Altera Corporation
July 2005
Dedicated
Row LAB
Clocks
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Direct link
interconnect
to adjacent LAB
Direct link
interconnect
from adjacent LAB
C4 and C8
Interconnects
8
clock_a
M4K RAM Block Local
Interconnect Region
10
clocken_a
renwe_a
Byte enable
Clocks
address
LAB Row Clocks
alcr_a
M4K RAM
Block
datain
alcr_b
dataout
Signals
Control
renwe_b
clocken_b
Stratix Device Handbook, Volume 1
8
clock_b
Stratix Architecture
Direct link
interconnect
to adjacent LAB
Direct link
interconnect
from adjacent LAB
R4 and R8
Interconnects
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
2–33

Related parts for EP1S60B956C7