EP20K100EQC240-3 Altera, EP20K100EQC240-3 Datasheet - Page 26
![IC APEX 20KE FPGA 100K 240-PQFP](/photos/6/72/67260/544-240-pqfp_sml.jpg)
EP20K100EQC240-3
Manufacturer Part Number
EP20K100EQC240-3
Description
IC APEX 20KE FPGA 100K 240-PQFP
Manufacturer
Altera
Series
APEX-20K®r
Datasheet
1.EP20K30ETC144-3.pdf
(117 pages)
Specifications of EP20K100EQC240-3
Number Of Logic Elements/cells
4160
Number Of Labs/clbs
416
Total Ram Bits
53248
Number Of I /o
183
Number Of Gates
263000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1093
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP20K100EQC240-3
Manufacturer:
ALTERA
Quantity:
111
Company:
Part Number:
EP20K100EQC240-3
Manufacturer:
SMD
Quantity:
750
Part Number:
EP20K100EQC240-3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP20K100EQC240-3N
Manufacturer:
ALTERA
Quantity:
23
Company:
Part Number:
EP20K100EQC240-3N
Manufacturer:
APEX
Quantity:
5 510
Part Number:
EP20K100EQC240-3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
APEX 20K Programmable Logic Device Family Data Sheet
Figure 13. Product-Term Logic in ESB
Note to
(1)
26
APEX 20KE devices have four dedicated clocks.
From
Adjacent
LAB
Figure
Local
Interconnect
13:
65
Dedicated Clocks
Global Signals
Macrocells
APEX 20K macrocells can be configured individually for either sequential
or combinatorial logic operation. The macrocell consists of three
functional blocks: the logic array, the product-term select matrix, and the
programmable register.
Combinatorial logic is implemented in the product terms. The product-
term select matrix allocates these product terms for use as either primary
logic inputs (to the OR and XOR gates) to implement combinatorial
functions, or as parallel expanders to be used to increase the logic
available to another macrocell. One product term can be inverted; the
Quartus II software uses this feature to perform DeMorgan’s inversion for
more efficient implementation of wide OR functions. The Quartus II
software Compiler can use a NOT-gate push-back technique to emulate an
asynchronous preset.
4
2 or 4 (1)
Figure 14
9
32
shows the APEX 20K macrocell.
2
2
2
MegaLAB Interconnect
ENA[1..0]
CLK[1..0]
CLRN[1..0]
Macrocell
Inputs (1-16)
16
Altera Corporation
To Row
and Column
Interconnect