EPF10K30EQI208-2 Altera, EPF10K30EQI208-2 Datasheet - Page 39
![IC FLEX 10KE FPGA 30K 208-PQFP](/photos/6/70/67062/544-208-pqfp_sml.jpg)
EPF10K30EQI208-2
Manufacturer Part Number
EPF10K30EQI208-2
Description
IC FLEX 10KE FPGA 30K 208-PQFP
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet
1.EPF10K30ETC144-3.pdf
(100 pages)
Specifications of EPF10K30EQI208-2
Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
24576
Number Of I /o
147
Number Of Gates
119000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
208-MQFP, 208-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K30EQI208-2
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EPF10K30EQI208-2N
Manufacturer:
JRC
Quantity:
1 000
Altera Corporation
ClockLock & ClockBoost Timing Parameters
For the ClockLock and ClockBoost circuitry to function properly, the
incoming clock must meet certain requirements. If these specifications are
not met, the circuitry may not lock onto the incoming clock, which
generates an erroneous clock within the device. The clock generated by
the ClockLock and ClockBoost circuitry must also meet certain
specifications. If the incoming clock meets these requirements during
configuration, the ClockLock and ClockBoost circuitry will lock onto the
clock during configuration. The circuit will be ready for use immediately
after configuration.
specifications.
Figure 19. Specifications for Incoming & Generated Clocks
The t
nominal output clock period.
ClockLock-
Generated
Clock
I
parameter refers to the nominal input clock period; the t
Input
Clock
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
t
R
t
OUTDUTY
t
Figure 19
CLK1
t
F
t
INDUTY
shows the incoming and generated clock
t
O
t
I
t
t
I
O +
t
INCLKSTB
t
JITTER
t
O –
t
JITTER
O
parameter refers to the
t
I
f
CLKDEV
39