EP2AGX45DF29I5 Altera, EP2AGX45DF29I5 Datasheet - Page 58
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP2AGX45DF29I5
Manufacturer Part Number
EP2AGX45DF29I5
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
Specifications of EP2AGX45DF29I5
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
1–56
Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
Deterministic jitter at
3.0 Gbps (G2)
Total jitter at 6.0 Gbps (G3)
Random jitter at 6.0 Gbps
(G3)
SAS Receiver Jitter Tolerance
Total jitter tolerance at
1.5 Gbps (G1)
Deterministic jitter tolerance
at 1.5 Gbps (G1)
Sinusoidal jitter tolerance at
1.5 Gbps (G1)
CPRI Transmit Jitter Generation
Total jitter
Deterministic jitter
CPRI Receiver Jitter Tolerance
Total jitter tolerance
Deterministic jitter tolerance
Total jitter tolerance
Deterministic jitter tolerance
Combined deterministic and
random jitter tolerance
Description
Symbol/
E.6.LV, E.12.LV, E.24.LV,
E.6.LV, E.12.LV, E.24.LV,
E.6.LV, E.12.LV, E.24.LV,
E.6.LV, E.12.LV, E.24.LV,
E.6.LV, E.12.LV, E.24.LV,
(9)
Pattern = CJTPAT BER
(10)
(10)
900 KHz to 5 MHz
Jitter frequency =
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
E.6.HV, E.12.HV
E.6.HV, E.12.HV
E.6.HV, E.12.HV
E.6.HV, E.12.HV
Conditions
= 1E-12
E.30.LV
E.30.LV
E.30.LV
E.30.LV
E.30.LV
Min
—
—
—
—
—
—
—
—
—
–C3 and –I3
Typ
> 0.66
> 0.65
> 0.37
> 0.55
—
—
—
—
—
> 0.1
—
—
—
—
> 0.4
(Note
0.279
Max
0.35
0.25
0.15
0.65
0.35
0.35
0.14
0.17
Chapter 1: Device Datasheet for Arria II Devices
1),
(2)
Min
—
—
—
—
—
—
—
—
—
(Part 7 of 8)
December 2010 Altera Corporation
–C4 and –I4
> 0.66
> 0.65
> 0.37
> 0.55
Typ
—
—
—
—
—
> 0.1
—
—
—
—
> 0.4
Switching Characteristics
0.279
0.35
0.25
0.15
0.65
0.35
0.35
0.14
0.17
Max
Unit
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI