EP3C120F484I7 Altera, EP3C120F484I7 Datasheet - Page 70

IC CYCLONE III FPGA 120K 484FBGA

EP3C120F484I7

Manufacturer Part Number
EP3C120F484I7
Description
IC CYCLONE III FPGA 120K 484FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C120F484I7

Number Of Logic Elements/cells
119088
Number Of Labs/clbs
7443
Total Ram Bits
3981312
Number Of I /o
283
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
119088
# I/os (max)
283
Frequency (max)
437.5MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
119088
Ram Bits
3981312
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
For Use With
544-2589 - KIT DEV EMB CYCLONE III EDITION544-2566 - KIT DEV DSP CYCLONE III EDITION544-2444 - KIT DEV CYCLONE III EP3C120
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C120F484I7
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP3C120F484I7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C120F484I7
Manufacturer:
ALTERA
0
Part Number:
EP3C120F484I7
Manufacturer:
ALTERA
Quantity:
150
Part Number:
EP3C120F484I7
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP3C120F484I7N
Manufacturer:
DALLAS
Quantity:
101
Part Number:
EP3C120F484I7N
Manufacturer:
ALTERA
Quantity:
561
Part Number:
EP3C120F484I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C120F484I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C120F484I7N
Manufacturer:
ALTERA
Quantity:
150
Part Number:
EP3C120F484I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C120F484I7N
0
Part Number:
EP3C120F484I7N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
2–26
Glossary
Table 2–39. Glossary (Part 1 of 5)
Cyclone III Device Handbook, Volume 2
Letter
M
D
G
H
N
O
A
B
C
E
F
K
L
I
J
f
GCLK
GCLK PLL
HSIODR
Input Waveforms
for the SSTL
Differential I/O
Standard
JTAG Waveform
HS CLK
Term
Table 2–39
V
Captured
High-speed I/O Block: High-speed receiver and transmitter input and output clock frequency.
Input pin directly to the global clock network.
High-speed I/O Block: Maximum and minimum LVDS data transfer rate (HSIODR = 1/TUI).
Input pin to the global clock network through the PLL.
SWING
Driven
Signal
Signal
to be
to be
TMS
TDO
TCK
TDI
lists the glossary for this chapter.
t
JCH
t
t
JSZX
JPZX
t
JCP
t
JSSU
t
JCL
t
JSH
t
t
JPCO
JSCO
t
t
JPSU_TDI
JPSU_TMS
Definitions
t
Chapter 2: Cyclone III LS Device Data Sheet
t
JSXZ
JPH
© December 2009 Altera Corporation
t
JPXZ
V
V
V
REF
IH
IL
Glossary

Related parts for EP3C120F484I7