EP1SGX40GF1020C6 Altera, EP1SGX40GF1020C6 Datasheet - Page 24

no-image

EP1SGX40GF1020C6

Manufacturer Part Number
EP1SGX40GF1020C6
Description
IC STRATIX GX FPGA 40K 1020-FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX40GF1020C6

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
624
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX40GF1020C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX40GF1020C6
Manufacturer:
ALTERA
0
Part Number:
EP1SGX40GF1020C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1SGX40GF1020C6BN
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1SGX40GF1020C6BN
Manufacturer:
ALTERA
0
Part Number:
EP1SGX40GF1020C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX40GF1020C6N
Manufacturer:
ALTERA
0
Part Number:
EP1SGX40GF1020C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
2–14
Stratix GX Device Handbook, Volume 1
Figure 2–10
Figure 2–10. Receiver Input Buffer
Programmable Termination
The programmable termination can be statically set in the Quartus II
software.
termination.
Figure 2–11. Programmable Receiver Termination
If you use external termination, then the receiver must be externally
terminated and biased to 1.1 V.
external termination/biasing circuit.
Input
Pins
Programmable termination
Programmable equalizer
Figure 2–11
Programmable
shows a diagram of the receiver input buffer, which contains:
Termination
50, 60, or 75 Ω
50, 60, or 75 Ω
shows the setup for programmable receiver
Programmable
Figure 2–12
Equalizer
V
CM
shows an example of an
Differential
Altera Corporation
Buffer
Input
Differential
June 2006
Buffer
Input

Related parts for EP1SGX40GF1020C6