EP1SGX40DF1020C5 Altera, EP1SGX40DF1020C5 Datasheet - Page 42

• Manufacturer Part Number: EP1SGX40DF1020C5
• Description: IC STRATIX GX FPGA 40K 1020-FBGA
• Manufacturer: Altera
• Series: Stratix® GXr

Specifications of EP1SGX40DF1020C5

• Number Of Logic Elements/cells: 41250
• Number Of Labs/clbs: 4125
• Total Ram Bits: 3423744
• Number Of I /o: 624
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1020-FBGA
• Family Name: Stratix GX
• Number Of Logic Blocks/elements: 41250
• # I/os (max): 624
• Frequency (max): 5GHz
• Process Technology: SRAM
• Operating Supply Voltage (typ): 1.5V
• Logic Cells: 41250
• Ram Bits: 3423744
• Operating Supply Voltage (min): 1.425V
• Operating Supply Voltage (max): 1.575V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1020
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant

Figure 2–27. EP1SGX40G Device Inter-Transceiver & Global Clock Connections
Notes to
(1)
(2)
(3)
2–32
Stratix GX Device Handbook, Volume 1
IQ lines are inter-transceiver block lines.
If the /2 pre-divider is used, the path to drive the PLD logic array, local, or global clocks is not allowed.
There are four receiver PLLs in each transceiver block.
Figure
IQ0
2–27:
IQ1
IQ2
refclkb
refclkb
refclkb
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
refclkb
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
refclkb
Transceiver Block 0
Transceiver Block 1
Transceiver Block 2
Transceiver Block 3
Transceiver Block 4
IQ0
IQ1
IQ2
IQ0
IQ1
IQ2
IQ0
IQ1
IQ2
IQ0
IQ1
IQ2
IQ0
IQ1
/2
/2
IQ2
/2
/2
/2
TX PLL
TX PLL
TX PLL
TX PLL
TX PLL
Receiver
Receiver
Receiver
Receiver
Receiver
PLLs
PLLs
PLLS
PLLs
PLLs
4
4
4
4
4
4
4
4
4
4
(2)
(2)
(2)
Note (1)
Altera Corporation
Clocks
Global
16
PLD
June 2006