XCV200E-7CS144I Xilinx Inc, XCV200E-7CS144I Datasheet - Page 25
![no-image](/images/no-image-200.jpg)
XCV200E-7CS144I
Manufacturer Part Number
XCV200E-7CS144I
Description
IC FPGA 1.8V I-TEMP 144-CSA
Manufacturer
Xilinx Inc
Series
Virtex™-Er
Datasheet
1.XCV200E-6CS144C.pdf
(233 pages)
Specifications of XCV200E-7CS144I
Number Of Logic Elements/cells
5292
Number Of Labs/clbs
1176
Total Ram Bits
114688
Number Of I /o
94
Number Of Gates
306393
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
144-TFBGA, CSPBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 25 of 233
- Download datasheet (2Mb)
the internal storage elements to begin changing state in
response to the logic and the user clock.
The relative timing of these events can be changed. In addi-
tion, the GTS, GSR, and GWE events can be made depen-
Readback
The configuration data stored in the Virtex-E configuration
memory can be readback for verification. Along with the
configuration data it is possible to readback the contents all
flip-flops/latches, LUT RAMs, and block RAMs. This capa-
Design Considerations
This section contains more detailed design information on
the following features.
•
•
•
Using DLLs
The Virtex-E FPGA series provides up to eight fully digital
dedicated on-chip Delay-Locked Loop (DLL) circuits which
provide zero propagation delay, low clock skew between
output clock signals distributed throughout the device, and
advanced clock domain control. These dedicated DLLs can
be used to implement several circuits which improve and
simplify system level design.
Introduction
As FPGAs grow in size, quality on-chip clock distribution
becomes increasingly important. Clock skew and clock
delay impact device performance and the task of managing
clock skew and clock delay with conventional clock trees
becomes more difficult in large devices. The Virtex-E series
of devices resolve this potential problem by providing up to
eight fully digital dedicated on-chip DLL circuits, which pro-
vide zero propagation delay and low clock skew between
output clock signals distributed throughout the device.
Each DLL can drive up to two global clock routing networks
within the device. The global clock distribution network min-
imizes clock skews due to loading differences. By monitor-
ing a sample of the DLL output clock, the DLL can
compensate for the delay on the routing network, effectively
eliminating the delay from the external input port to the indi-
vidual clock loads within the device.
In addition to providing zero delay with respect to a user
source clock, the DLL can provide multiple phases of the
source clock. The DLL can also act as a clock doubler or it
can divide the user source clock by up to 16.
Clock multiplication gives the designer a number of design
alternatives. For instance, a 50 MHz source clock doubled
by the DLL can drive an FPGA design operating at 100
MHz. This technique can simplify board design because the
clock path on the board no longer distributes such a
DS022-2 (v2.8) January 16, 2006
Production Product Specification
Delay-Locked Loop . . . see
BlockRAM . . . see
SelectI/O . . . see
R
page 31
page 24
page 19
www.xilinx.com
dent on the DONE pins of multiple devices all going High,
forcing the devices to start synchronously. The sequence
can also be paused at any stage until lock has been
achieved on any or all DLLs.
bility is used for real-time debugging. For more detailed
information, see application note XAPP138 “Virtex FPGA
Series Configuration and Readback”.
high-speed signal. A multiplied clock also provides design-
ers the option of time-domain-multiplexing, using one circuit
twice per clock cycle, consuming less area than two copies
of the same circuit. Two DLLs in can be connected in series
to increase the effective clock multiplication factor to four.
The DLL can also act as a clock mirror. By driving the DLL
output off-chip and then back in again, the DLL can be used
to deskew a board level clock between multiple devices.
In order to guarantee the system clock establishes prior to
the device “waking up,” the DLL can delay the completion of
the device configuration process until after the DLL
achieves lock.
By taking advantage of the DLL to remove on-chip clock
delay, the designer can greatly simplify and improve system
level design involving high-fanout, high-performance clocks.
Library DLL Symbols
Figure 21
symbol, BUFGDLL. This macro delivers a quick and effi-
cient way to provide a system clock with zero propagation
delay throughout the device.
the two library DLL primitives. These symbols provide
access to the complete set of DLL features when imple-
menting more complex applications.
Figure 21: Simplified DLL Macro Symbol BUFGDLL
Virtex™-E 1.8 V Field Programmable Gate Arrays
shows the simplified Xilinx library DLL macro
I
0ns
Figure 22
ds022_25_121099
O
and
Figure 23
Module 2 of 4
show
19
Related parts for XCV200E-7CS144I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XCV200E-6CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-6CS144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-7CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-6FG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-6PQ240C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-6FG456C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-6BG352C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 352-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-6FG256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-7FG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-6PQ240I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-7PQ240C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-8CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-6FG456I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-7FG456C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV200E-7BG352C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 352-MBGA
Manufacturer:
Xilinx Inc
Datasheet: