XCV200-5PQ240C Xilinx Inc, XCV200-5PQ240C Datasheet - Page 29
![no-image](/images/no-image-200.jpg)
XCV200-5PQ240C
Manufacturer Part Number
XCV200-5PQ240C
Description
IC FPGA 2.5V C-TEMP 240-PQFP
Manufacturer
Xilinx Inc
Series
Virtex™r
Datasheet
1.XCV100-5PQ240C.pdf
(76 pages)
Specifications of XCV200-5PQ240C
Number Of Logic Elements/cells
5292
Number Of Labs/clbs
1176
Total Ram Bits
57344
Number Of I /o
166
Number Of Gates
236666
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-BFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCV200-5PQ240C
Manufacturer:
XILINX
Quantity:
439
Virtex Switching Characteristics
All devices are 100% functionally tested. Internal timing
parameters are derived from measuring internal test pat-
terns. Listed below are representative values. For more
specific, more precise, and worst-case guaranteed data,
use the values reported by the static timing analyzer (TRCE
IOB Input Switching Characteristics
Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values
shown in
DS003-3 (v3.2) September 10, 2002
Production Product Specification
Propagation Delays
Pad to I output, no delay
Pad to I output, with delay
Pad to output IQ via transparent
latch, no delay
Pad to output IQ via transparent
latch, with delay
Sequential Delays
Clock CLK
Minimum Pulse Width, High
Minimum Pulse Width, Low
Clock CLK to output IQ
, page
Description
R
6.
XCV1000
XCV1000
XCV100
XCV150
XCV200
XCV300
XCV400
XCV600
XCV800
XCV100
XCV150
XCV200
XCV300
XCV400
XCV600
XCV800
Device
XCV50
XCV50
All
All
All
www.xilinx.com
1-800-255-7778
Symbol
T
T
T
T
T
IOCKIQ
IOPLID
T
T
IOPID
IOPLI
IOPI
CH
CL
in the Xilinx Development System) and back-annotated to
the simulation net list. All timing parameters assume
worst-case operating conditions (supply voltage and junc-
tion temperature). Values apply to all Virtex devices unless
otherwise noted.
Virtex™ 2.5 V Field Programmable Gate Arrays
0.39
Min
0.8
0.8
0.8
0.8
0.8
0.9
0.9
1.1
1.1
0.8
1.9
1.9
2.0
2.0
2.0
2.1
2.1
2.2
2.3
0.8
0.8
0.2
Speed Grade
0.8
1.5
1.5
1.5
1.5
1.5
1.8
1.8
2.1
2.1
1.6
3.7
3.7
3.9
4.0
4.0
4.1
4.2
4.4
4.5
1.5
1.5
0.7
-6
0.9
1.7
1.7
1.7
1.7
1.7
2.0
2.0
2.4
2.4
1.8
4.2
4.2
4.3
4.4
4.4
4.6
4.7
4.9
5.1
1.7
1.7
0.7
-5
1.0
1.9
1.9
1.9
1.9
1.9
2.3
2.3
2.7
2.7
2.0
4.8
4.8
4.9
5.1
5.1
5.3
5.4
5.6
5.8
2.0
2.0
0.8
-4
Module 3 of 4
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, min
ns, min
Units
5