XC5VLX50-2FFG324C Xilinx Inc, XC5VLX50-2FFG324C Datasheet - Page 23
![IC FPGA VIRTEX-5 50K 324FBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VLX50-2FFG324C
Manufacturer Part Number
XC5VLX50-2FFG324C
Description
IC FPGA VIRTEX-5 50K 324FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VLX50-2FFG324C
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
1769472
Number Of I /o
220
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
324-BBGA, FCBGA
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-AFX-FF324-500-G - BOARD DEV VIRTEX 5 FF324HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VLX50-2FFG324C
Manufacturer:
XilinxInc
Quantity:
3 000
Company:
Part Number:
XC5VLX50-2FFG324C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Table 45: GTX_DUAL Tile User Clock Switching Characteristics
Table 46: GTX_DUAL Tile Transmitter Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
Symbol
F
F
TXOUT
RXREC
T
T
T
T
T
RX2
TX2
Clocking must be implemented as described in UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide.
RX
TX
TXOOBTRANSITION
V
TXOOBVDPP
T
Symbol
F
D
LLSKEW
T
T
T
T
D
T
D
GTXTX
J4.25
TXOUTCLK maximum frequency
RXRECCLK maximum frequency
RXUSRCLK maximum frequency
RXUSRCLK2 maximum frequency
TXUSRCLK maximum frequency
TXUSRCLK2 maximum frequency
J4.25
RTX
FTX
J6.5
J5.0
J6.5
J5.0
Description
Serial data rate range
TX Rise time
TX Fall time
TX lane-to-lane skew
Electrical idle amplitude
Electrical idle transition time
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
(2)
(2)
(2)
Description
(2)
(2)
(2)
(1)
Internal 20-bit datapath
Internal 16-bit datapath
1 byte interface
2 byte interface
4 byte interface
1 byte interface
2 byte interface
4 byte interface
1 byte interface
2 byte interface
4 byte interface
1 byte interface
2 byte interface
4 byte interface
Conditions
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Condition
20%–80%
80%–20%
4.25 Gb/s
6.5 Gb/s
5.0 Gb/s
(1)
Device
FXT
FXT
FXT
FXT
TXT
FXT
FXT
TXT
TXT
FXT
TXT
TXT
TXT
TXT
203.125
203.125
406.25
406.25
406.25
406.25
406.25
406.25
0.15
Min
325
375
375
-3
-
-
-
-
-
-
-
-
-
-
-
Speed Grade
390.625
203.125
265.625
203.125
390.625
203.125
265.625
203.125
406.25
406.25
406.25
406.25
406.25
406.25
406.25
406.25
312.5
312.5
312.5
312.5
Typ
120
120
325
325
-2
F
265.625
265.625
265.625
265.625
265.625
265.625
235.625
265.625
132.813
235.625
265.625
132.813
265.625
265.625
235.625
265.625
132.813
235.625
265.625
132.813
GTXMAX
212.5
212.5
Max
0.33
0.17
0.33
0.15
0.33
0.14
350
15
75
-1
Units
Units
Gb/s
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
mV
ps
ps
ps
ns
UI
UI
UI
UI
UI
UI
23