XC5VLX50-1FF1153C Xilinx Inc, XC5VLX50-1FF1153C Datasheet - Page 21
![IC FPGA VIRTEX-5 50K 1153FBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VLX50-1FF1153C
Manufacturer Part Number
XC5VLX50-1FF1153C
Description
IC FPGA VIRTEX-5 50K 1153FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VLX50-1FF1153C
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
1769472
Number Of I /o
560
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1153-BBGA, FCBGA
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-AFX-FF1153-500-G - BOARD DEV VIRTEX 5 FF1153HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VLX50-1FF1153C
Manufacturer:
Xilinx Inc
Quantity:
10 000
X-Ref Target - Figure 7
Table 41
voltage swing.
RocketIO GTX Transceiver User Guide for further details.
Table 41: GTX_DUAL Tile Clock DC Input Level Specification
X-Ref Target - Figure 8
X-Ref Target - Figure 9
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
Symbol
V
V
+V
–V
MIN
+V
+V
C
–V
V
R
IDIFF
0
EXT
0
0
ISE
IN
summarizes the DC specifications of the clock input of the GTX_DUAL tile.
= 0V and V
Figure 9
P
N
P–N
Differential peak-to-peak input voltage
Single-ended input voltage
Differential input resistance
Required external AC coupling capacitor
MAX
= 1200mV
shows the peak-to-peak differential clock input voltage swing. Consult UG198: Virtex-5 FPGA
Figure 8: Single-Ended Clock Input Voltage Swing Peak-to-Peak
Figure 9: Differential Clock Input Voltage Swing Peak-to-Peak
P – N
DC Parameter
Figure 7: Peak-to-Peak Differential Output Voltage
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
(1)
Conditions
Figure 8
Min
210
105
90
shows the single-ended input
Typ
800
400
105
100
2000
1000
Max
130
ds202_02_081809
ds202_03_052708
ds202_04_052708
DV
V
V
PPOUT
IDIFF
ISE
Units
mV
mV
nF
Ω
21