XC2V1500-6BGG575C Xilinx Inc, XC2V1500-6BGG575C Datasheet - Page 95
![no-image](/images/no-image-200.jpg)
XC2V1500-6BGG575C
Manufacturer Part Number
XC2V1500-6BGG575C
Description
IC FPGA VIRTEX-II 1.5M 575-MBGA
Manufacturer
Xilinx Inc
Series
Virtex™-IIr
Datasheet
1.XC2V250-4FGG256C.pdf
(318 pages)
Specifications of XC2V1500-6BGG575C
Number Of Labs/clbs
1920
Total Ram Bits
884736
Number Of I /o
392
Number Of Gates
1500000
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
575-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Logic Elements/cells
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2V1500-6BGG575C
Manufacturer:
HITACHI
Quantity:
1 154
Company:
Part Number:
XC2V1500-6BGG575C
Manufacturer:
Xilinx Inc
Quantity:
10 000
- Current page: 95 of 318
- Download datasheet (3Mb)
Pin Definitions
Table 4
Table 4: Virtex-II Pin Definitions
DS031-4 (v3.5) November 5, 2007
Product Specification
User I/O Pins
IO_LXXY_#
Dual-Function Pins
IO_LXXY_#/ZZZ
With /ZZZ:
D0/DIN, D1, D2,
D3, D4, D5, D6,
D7
CS_B
RDWR_B
BUSY/DOUT
INIT_B
GCLKx (S/P)
VRP
VRN
ALT_VRP
ALT_VRN
V
Dedicated Pins
CCLK
REF
Pin Name
provides a description of each pin type listed in Virtex-II pinout tables.
R
(1)
Input/Output/
Bidirectional
Input/Output
Input
Input
Output
Bidirectional
(open-drain)
Input/Output
Input
Input
Input
Input
Input
Input/Output
Direction
All user I/O pins are capable of differential signalling and can implement LVDS,
ULVDS, BLVDS, LVPECL, or LDT pairs. Each user I/O is labeled “IO_LXXY_#”, where:
The dual-function pins are labelled “IO_LXXY_#/ZZZ”, where ZZZ can be one of the
following pins:
Per Bank - VRP, VRN, or VREF
Globally - GCLKX(S/P), BUSY/DOUT, INIT_B, D0/DIN – D7, RDWR_B, or CS_B
•
•
In SelectMAP mode, this is the active-low Chip Select signal. The pin becomes a user
I/O after configuration, unless the SelectMAP port is retained.
In SelectMAP mode, this is the active-low Write Enable signal. The pin becomes a user
I/O after configuration, unless the SelectMAP port is retained.
•
•
When Low, this pin indicates that the configuration memory is being cleared. When
held Low, the start of configuration is delayed. During configuration, a Low on this
output indicates that a configuration data error has occurred. The pin becomes a user
I/O after configuration.
These are clock input pins that connect to Global Clock Buffers. These pins become
regular user I/Os when not needed for clocks.
This pin is for the DCI voltage reference resistor of P transistor (per bank).
This pin is for the DCI voltage reference resistor of N transistor (per bank).
This is the alternative pin for the DCI voltage reference resistor of P transistor.
This is the alternative pin for the DCI voltage reference resistor of N transistor.
These are input threshold voltage pins. They become user I/Os when an external
threshold voltage is not needed (per bank).
Configuration clock. Output in Master mode or Input in Slave mode.
IO indicates a user I/O pin.
LXXY indicates a differential pair, with XX a unique pair in the bank and Y = P/N for
the positive and negative sides of the differential pair.
# indicates the bank number (0 through 7)
In SelectMAP mode, D0 through D7 are configuration data pins. These pins
become user I/Os after configuration, unless the SelectMAP port is retained.
In bit-serial modes, DIN (D0) is the single-data input. This pin becomes a user I/O
after configuration.
In SelectMAP mode, BUSY controls the rate at which configuration data is
loaded. The pin becomes a user I/O after configuration, unless the SelectMAP
port is retained.
In bit-serial modes, DOUT provides preamble and configuration data to
downstream devices in a daisy-chain. The pin becomes a user I/O after
configuration.
www.xilinx.com
Description
Virtex-II Platform FPGAs: Pinout Information
Module 4 of 4
3
Related parts for XC2V1500-6BGG575C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC2V1500-4BGG575C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 575-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-4FFG896C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-4FGG676I](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-5FGG676C](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-4BGG575I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 575-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-5BGG575C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 575-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-4FFG896I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-5FFG896C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-5FGG676I](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-6FGG676C](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-5BGG575I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 575-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-5FFG896I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-6FFG896C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 1.5M 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-4FG676I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 676FGBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2V1500-4BG575I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II 575PBGA
Manufacturer:
Xilinx Inc
Datasheet: