XC5VLX50T-3FF665C Xilinx Inc, XC5VLX50T-3FF665C Datasheet - Page 40
![IC FPGA VIRTEX-5 50K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VLX50T-3FF665C
Manufacturer Part Number
XC5VLX50T-3FF665C
Description
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VLX50T-3FF665C
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
2211840
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VLX50T-3FF665C
Manufacturer:
XILINX
Quantity:
166
Company:
Part Number:
XC5VLX50T-3FF665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Input/Output Logic Switching Characteristics
Table 60: ILOGIC Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
Setup/Hold
T
T
T
T
Combinatorial
T
T
Sequential Delays
T
T
T
T
T
Set/Reset
T
ICE1CK
ISRCK
IDOCK
IDOCKD
IDI
IDID
IDLO
IDLOD
ICKQ
RQ
GSRQ
RPW
Symbol
/T
/T
/T
/T
ICKSR
IOCKD
ICKCE1
IOCKDD
CE1 pin Setup/Hold with respect to CLK
SR/REV pin Setup/Hold with respect to CLK
D pin Setup/Hold with respect to CLK without Delay
DDLY pin Setup/Hold with respect to CLK (using IODELAY)
D pin to O pin propagation delay, no Delay
DDLY pin to O pin propagation delay (using IODELAY)
D pin to Q1 pin using flip-flop as a latch without Delay
DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY)
CLK to Q outputs
SR/REV pin to OQ/TQ out
Global Set/Reset to Q outputs
Minimum Pulse Width, SR/REV inputs
Description
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
–0.24
–0.20
–0.12
–0.09
0.43
0.24
0.20
0.44
0.47
1.12
7.30
0.78
0.85
0.34
0.31
0.41
-3
Speed Grade
–0.24
–0.20
–0.12
–0.09
0.49
1.00
0.37
0.33
0.26
0.22
0.50
0.46
0.52
1.28
7.30
0.95
-2
–0.24
–0.20
–0.12
–0.08
10.10
0.59
1.22
0.39
0.36
0.30
0.26
0.58
0.55
0.60
1.53
1.20
-1
ns, Min
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
40