XC5VSX50T-2FFG1136I Xilinx Inc, XC5VSX50T-2FFG1136I Datasheet - Page 37
![IC FPGA VIRTEX-5 50K 1136FBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX50T-2FFG1136I
Manufacturer Part Number
XC5VSX50T-2FFG1136I
Description
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX50T-2FFG1136I
Number Of Logic Elements/cells
52224
Number Of Labs/clbs
4080
Total Ram Bits
4866048
Number Of I /o
480
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1136-BBGA, FCBGA
For Use With
HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX50T-2FFG1136I
Manufacturer:
Xilinx Inc
Quantity:
10 000
I/O Standard Adjustment Measurement Methodology
Input Delay Measurements
Table 58
Table 58: Input Delay Measurement Methodology
Notes:
1.
2.
3.
4.
5.
6.
DS202 (v5.3) May 5, 2010
Product Specification
LVTTL (Low-Voltage Transistor-Transistor Logic) LVTTL
LVCMOS (Low-Voltage CMOS), 3.3V
LVCMOS, 2.5V
LVCMOS, 1.8V
LVCMOS, 1.5V
LVCMOS, 1.2V
PCI (Peripheral Component Interconnect),
33 MHz, 3.3V
PCI, 66 MHz, 3.3V
PCI-X, 133 MHz, 3.3V
GTL (Gunning Transceiver Logic)
GTL Plus
HSTL (High-Speed Transceiver Logic),
Class I & II
HSTL, Class III & IV
HSTL, Class I & II, 1.8V
HSTL, Class III & IV, 1.8V
SSTL (Stub Terminated Transceiver Logic),
Class I & II, 3.3V
SSTL, Class I & II, 2.5V
SSTL, Class I & II, 1.8V
AGP-2X/AGP (Accelerated Graphics Port)
LVDS (Low-Voltage Differential Signaling), 2.5V LVDS_25
LVDSEXT (LVDS Extended Mode), 2.5V
LDT (HyperTransport), 2.5V
LVPECL (Low-Voltage Positive Emitter-Coupled
Logic), 2.5V
The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay
measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI
standards are the same for the corresponding non-DCI standards.
Input waveform switches between V
Measurements are made at typical, minimum, and maximum V
listed are typical.
Input voltage level from which measurement starts.
This is an input voltage reference that bears no relation to the V
The value given is the differential input voltage.
shows the test setup parameters used for measuring input delay.
Description
L
and V
H
.
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
PCI33_3
PCI66_3
PCIX
GTL
GTLP
HSTL_I, HSTL_II
HSTL_III, HSTL_IV
HSTL_I_18, HSTL_II_18
HSTL_III_18, HSTL_IV_18
SSTL3_I, SSTL3_II
SSTL2_I, SSTL2_II
SSTL18_I, SSTL18_II
AGP
LVDSEXT_25
LDT_25
LVPECL_25
I/O Standard Attribute
REF
www.xilinx.com
REF
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
values. Reported delays reflect worst case of these measurements. V
/ V
MEAS
V
parameters found in IBIS models and/or noted in
REF
V
V
1.2 – 0.125
1.2 – 0.125
0.6 – 0.125
V
V
V
V
V
V
V
1.15 – 0.3
REF
REF
– (0.2 xV
REF
REF
REF
REF
REF
REF
REF
V
L
0
0
0
0
0
0
(1,2)
– 1.00
– 0.75
– 0.2
– 0.2
– 0.5
– 0.5
– 0.5
– 0.5
– 0.5
Per PCI-X™ Specification
CCO
Per PCI™ Specification
Per PCI Specification
) V
REF
V
V
1.2 + 0.125
1.2 + 0.125
0.6 + 0.125
V
V
V
V
V
V
V
1.15 – 0.3
REF
REF
REF
REF
REF
REF
REF
REF
REF
+ (0.2 xV
V
H
3.0
3.3
2.5
1.8
1.5
1.2
(1,2)
+ 1.00
+ 0.75
+ 0.2
+ 0.2
+ 0.5
+ 0.5
+ 0.5
+ 0.5
+ 0.5
CCO
)
V
MEAS
V
V
V
V
V
V
V
V
V
V
1.65
1.25
0.75
0
0
0
0
1.4
0.9
0.6
REF
REF
REF
REF
REF
REF
REF
REF
REF
REF
(6)
(6)
(6)
(6)
(1,4,5)
Figure
11.
AGP Spec
V
REF
REF
0.80
0.75
0.90
0.90
1.08
1.25
0.90
1.0
1.5
–
–
–
–
–
–
–
–
–
(1,3,5)
values
37