XC2VP100-6FFG1696C Xilinx Inc, XC2VP100-6FFG1696C Datasheet - Page 132
XC2VP100-6FFG1696C
Manufacturer Part Number
XC2VP100-6FFG1696C
Description
IC FPGA VIRTEX-II PRO 1696-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet
1.XC2VP20-5FGG676C.pdf
(430 pages)
Specifications of XC2VP100-6FFG1696C
Number Of Logic Elements/cells
99216
Number Of Labs/clbs
11024
Total Ram Bits
8183808
Number Of I /o
1164
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1696-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2VP100-6FFG1696C
Manufacturer:
XILINX
Quantity:
386
Company:
Part Number:
XC2VP100-6FFG1696C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2VP100-6FFG1696C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 132 of 430
- Download datasheet (4Mb)
Virtex-II Pro Pin Definitions
This section describes the pinouts for Virtex-II Pro devices
in the following packages:
•
•
All of the devices supported in a particular package are
pinout-compatible and are listed in the same table (one
Pin Definitions
Table 4
Table 4: Virtex-II Pro Pin Definitions
DS083 (v4.7) November 5, 2007
Product Specification
User I/O Pins:
Dual-Function Pins:
IO_LXXY_#
IO_LXXY_#/ZZZ
"ZZZ" (Dual Function) Definitions:
FG256/FGG256, FG456/FGG456, and FG676/FGG676:
wire-bond fine-pitch BGA of 1.00 mm pitch
FF672, FF896, FF1148, FF1152, FF1517, FF1696,
and FF1704: flip-chip fine-pitch BGA of 1.00 mm pitch
D0/DIN, D1, D2,
D3, D4, D5, D6,
D7
CS_B
RDWR_B
BUSY/DOUT
INIT_B
Pin Name
provides a description of each pin type listed in Virtex-II Pro pinout tables.
R
The dual-function pins are labelled “IO_LXXY_#/ ZZZ”, where "ZZZ" can be one of the following pins:
These dual functions are defined in the following section:
Input/Output/
Input/Output •
Bidirectional
Bidirectional
(open-drain)
Direction
Per Bank - VRP, VRN, or VREF
Globally - GCLKX(S/P), BUSY/DOUT, INIT_B, D0/DIN – D7, RDWR_B, or CS_B
Output
Input
Input
•
•
•
All user I/O pins are capable of differential signalling and can implement LVDS,
ULVDS, BLVDS, LVPECL, or LDT pairs. Each user I/O is labeled “IO_LXXY_#”,
where:
In SelectMAP mode, this is the active-low Chip Select signal. The pin becomes a user
I/O after configuration, unless the SelectMAP port is retained.
In SelectMAP mode, this is the active-low Write Enable signal. The pin becomes a user
I/O after configuration, unless the SelectMAP port is retained.
When Low, this pin indicates that the configuration memory is being cleared. When
held Low, the start of configuration is delayed. During configuration, a Low on this
output indicates that a configuration data error has occurred. The pin becomes a user
I/O after configuration.
IO indicates a user I/O pin.
LXXY indicates a differential pair, with XX a unique pair in the bank and Y = P/N for
the positive and negative sides of the differential pair.
# indicates the bank number (0 through 7)
In SelectMAP mode, D0 through D7 are configuration data pins. These pins
become user I/Os after configuration, unless the SelectMAP port is retained.
In bit-serial modes, DIN (D0) is the single-data input. This pin becomes a user I/O
after configuration.
In SelectMAP mode, BUSY controls the rate at which configuration data is loaded.
The pin becomes a user I/O after configuration, unless the SelectMAP port is
retained.
In bit-serial modes, DOUT provides preamble and configuration data to
downstream devices in a daisy-chain. The pin becomes a user I/O after
configuration.
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Pinout Information
www.xilinx.com
table per package). Pins that are not available for smaller
devices are listed in right-hand columns.
Each device is split into eight I/O banks to allow for flexibility
in the choice of I/O standards. Global pins, including JTAG,
configuration, and power/ground pins, are listed at the end
of each table.
All Virtex-II Pro pinout tables are available on the distribu-
tion CD-ROM, or on the web (at
Description
Table 4
provides definitions for all pin types.
http://www.xilinx.com
Module 4 of 4
).
4
Related parts for XC2VP100-6FFG1696C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1696-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC VIRTEXIIPRO 100K 1704FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1696-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1696-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1696FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1696FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex-II Pro Family 99216 Cells 1200MHz 0.13um/90nm (CMOS) Technology 1.5V 1704-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
99216 Logic Cells 20 Rocket IOs 2 Power
Manufacturer:
Xilinx, Inc.
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet: