XC4005E-2PG156I Xilinx Inc, XC4005E-2PG156I Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
XC4005E-2PG156I
Manufacturer Part Number
XC4005E-2PG156I
Description
IC FPGA I-TEMP 5V 2-SPD 156-CPGA
Manufacturer
Xilinx Inc
Series
XC4000E/Xr
Datasheet
1.XC4005E-4PC84C.pdf
(68 pages)
Specifications of XC4005E-2PG156I
Number Of Logic Elements/cells
466
Number Of Labs/clbs
196
Total Ram Bits
6272
Number Of I /o
112
Number Of Gates
5000
Voltage - Supply
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
156-BCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
tions of the CLB, with the exception of the redefinition of the
control signals. In 16x2 and 16x1 modes, the H’ function
generator can be used to implement Boolean functions of
F’, G’, and D1, and the D flip-flops can latch the F’, G’, H’, or
D0 signals.
Single-Port Edge-Triggered Mode
Edge-triggered (synchronous) RAM simplifies timing
requirements. XC4000 Series edge-triggered RAM timing
operates like writing to a data register. Data and address
are presented. The register is enabled for writing by a logic
High on the write enable input, WE. Then a rising or falling
clock edge loads the data into the register, as shown in
Figure
Complex timing relationships between address, data, and
write enable signals are not required, and the external write
enable pulse becomes a simple clock enable. The active
edge of WCLK latches the address, input data, and WE sig-
May 14, 1999 (Version 1.6)
Figure 3:
DATA OUT
ADDRESS
WCLK (K)
DATA IN
3.
WE
Edge-Triggered RAM Write Timing
R
T
ILO
Product Obsolete or Under Obsolescence
T
T
T
WSS
DSS
ASS
OLD
XC4000E and XC4000X Series Field Programmable Gate Arrays
T
T
T
WOS
T
DHS
WHS
AHS
T
WPS
NEW
T
ILO
X6461
nals. An internal write pulse is generated that performs the
write. See
CLB configured as 16x2 and 32x1 edge-triggered, sin-
gle-port RAM.
The relationships between CLB pins and RAM inputs and
outputs for single-port, edge-triggered mode are shown in
Table
The Write Clock input (WCLK) can be configured as active
on either the rising edge (default) or the falling edge. It uses
the same CLB pin (K) used to clock the CLB flip-flops, but it
can be independently inverted. Consequently, the RAM
output can optionally be registered within the same CLB
either by the same clock edge as the RAM, or by the oppo-
site edge of this clock. The sense of WCLK applies to both
function generators in the CLB when both are configured
as RAM.
The WE pin is active-High and is not invertible within the
CLB.
Note: The pulse following the active edge of WCLK (T
in
most applications, this requirement is not overly restrictive;
however, it must not be forgotten. Stopping WCLK at this
point in the write cycle could result in excessive current and
even damage to the larger devices if many CLBs are con-
figured as edge-triggered RAM.
Table 5: Single-Port Edge-Triggered RAM Signals
D
A[3:0]
A[4]
WE
WCLK
SPO
(Data Out)
RAM Signal
Figure
5.
3) must be less than one millisecond wide. For
Figure 4
D0 or D1 (16x2,
16x1), D0 (32x1)
F1-F4 or G1-G4
D1 (32x1)
WE
K
F’ or G’
and
CLB Pin
Figure 5
for block diagrams of a
Data In
Address
Address
Write Enable
Clock
Single Port Out
(Data Out)
Function
6-13
WPS
6