CY7C68013A-100AXI Cypress Semiconductor Corp, CY7C68013A-100AXI Datasheet - Page 45

IC MCU USB PERIPH HI SPD 100LQFP

CY7C68013A-100AXI

Manufacturer Part Number
CY7C68013A-100AXI
Description
IC MCU USB PERIPH HI SPD 100LQFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB FX2LP™r

Specifications of CY7C68013A-100AXI

Program Memory Type
ROMless
Package / Case
100-LQFP
Applications
USB Microcontroller
Core Processor
8051
Controller Series
CY7C680xx
Ram Size
16K x 8
Interface
I²C, USB, USART
Number Of I /o
40
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Processor Series
CY7C68xx
Core
8051
Data Bus Width
8 bit
Data Ram Size
16 KB
Interface Type
I2C, USART, USB
Maximum Clock Frequency
48 MHz
Number Of Programmable I/os
40
Number Of Timers
3
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Development Tools By Supplier
CY3684
Minimum Operating Temperature
- 40 C
Package
100TQFP
Device Core
8051
Family Name
FX2LP
Maximum Speed
48 MHz
Operating Supply Voltage
3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY4611B - KIT USB TO ATA REFERENCE DESIGN428-1677 - KIT DEVELOPMENT EZ-USB FX2LP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-2263
CY7C68013A-100AXI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C68013A-100AXI
Manufacturer:
CY
Quantity:
5 530
Part Number:
CY7C68013A-100AXI
Manufacturer:
CY
Quantity:
6 100
Part Number:
CY7C68013A-100AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
10.9 Slave FIFO Synchronous Write
Table 23. Slave FIFO Synchronous Write Parameters with Internally Sourced IFCLK
Table 24. Slave FIFO Synchronous Write Parameters with Externally Sourced IFCLK
Document #: 38-08032 Rev. *M
t
t
t
t
t
t
t
t
t
t
t
t
IFCLK
SWR
WRH
SFD
FDH
XFLG
IFCLK
SWR
WRH
SFD
FDH
XFLG
Parameter
Parameter
IFCLK Period
SLWR to Clock Setup Time
Clock to SLWR Hold Time
FIFO Data to Clock Setup Time
Clock to FIFO Data Hold Time
Clock to FLAGS Output Propagation Time
IFCLK Period
SLWR to Clock Setup Time
Clock to SLWR Hold Time
FIFO Data to Clock Setup Time
Clock to FIFO Data Hold Time
Clock to FLAGS Output Propagation Time
FLAGS
IFCLK
SLWR
DATA
Figure 20. Slave FIFO Synchronous Write Timing Diagram
Z
Description
Description
t
SWR
t
SFD
t
IFCLK
t
WRH
t
N
t
XFLG
FDH
20.83
20.83
10.4
12.1
Min
Min
9.2
3.6
3.2
4.5
0
0
CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
Z
[21]
[21]
[20]
Max
Max
13.5
200
9.5
Page 45 of 62
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback

Related parts for CY7C68013A-100AXI