Z8S18010PSG Zilog, Z8S18010PSG Datasheet - Page 62
![IC 10MHZ STATIC Z180 64-DIP](/photos/6/76/67661/z8s18010psg_sml.jpg)
Z8S18010PSG
Manufacturer Part Number
Z8S18010PSG
Description
IC 10MHZ STATIC Z180 64-DIP
Manufacturer
Zilog
Datasheet
1.Z8S18010PSG.pdf
(71 pages)
Specifications of Z8S18010PSG
Processor Type
Z180
Features
Enhanced Z180
Speed
10MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
64-DIP (0.750", 19.05mm)
Processor Series
Z8S180X
Core
Z80
Data Bus Width
8 bit
Maximum Clock Frequency
10 MHz
Number Of Timers
2
Operating Supply Voltage
0 V to 3.3 V
Maximum Operating Temperature
+ 70 C
Mounting Style
Through Hole
Development Tools By Supplier
Z8S18000ZEM
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-4297
Z8S18010PSG
Z8S18010PSG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8S18010PSG
Manufacturer:
Zilog
Quantity:
48
first opcode should be interpreted as the stacked
Read-Only.
Bits
as bits
rupts for the
This register is used in handling
able or disable Maskable Interrupt Level
and
code is fetched.
by writing it with a ; however,
1
terrupt occurs, the contents of
dress of the undefined instruction to be determined. This in-
terrupt is necessary because the
the second or third byte of the opcode.
stacked PC value to be correctly adjusted. If
and
under program control.
1
of the Interrupt Vector Low Register ( ) are used
, the first opcode address is stacked
pins.
enable and disable the external interrupt inputs
of the synthesized interrupt vector during inter-
This bit is set to
and
can be reset under program control
pins and for the DMAs, ASCIs,
is reset to
1
when an undefined op-
cannot be written with
allow the starting ad-
interrupts and to en-
may occur on either
When a
0
during
and the
allows the
.
0
, the
. If
in-
is
.
PRTs, and CSI/O. These three bits are cleared to
terrupts from:
A
a
and
sequence when an undefined opcode fetch occurs. This fea-
ture can be used to increase software reliability, implement
an
opcode fetch cycles and also if an undefined opcode is
fetched during the interrupt acknowledge cycle for
when Mode
When a
1. Sets the
2. Saves the current Program Counter (PC) value,
3. Resumes execution at logical address
0
1
extended
register to
disables it. A
reflecting the location of the undefined opcode, on the
stack.
in a bit enables the corresponding interrupt level while
and
If logical address 0000H is mapped to physical address
00000H, the vector is the same as for
case, testing the
start at physical address 00000H was caused by
or
(Figure 74).
to
instruction set, or both.
0
.
, respectively.
is used.
sequence occurs, the Z8S180/Z8L180:
1
.
.
The Z8S180/Z8L180 generates a
• Bidirectional Centronics controller
• External interrupt input
bit in the Interrupt
sets
bit in
enables and disables in-
to
reveals whether the re-
1
may occur during
0
and clears
.
/Control (
0
. In this
ZiLOG
during
)