Z8018008PEG Zilog, Z8018008PEG Datasheet - Page 63
![IC 8MHZ Z180 CMOS ENH MPU 64-DIP](/photos/6/78/67883/z8018008peg_sml.jpg)
Z8018008PEG
Manufacturer Part Number
Z8018008PEG
Description
IC 8MHZ Z180 CMOS ENH MPU 64-DIP
Manufacturer
Zilog
Datasheet
1.Z8018006PSG.pdf
(85 pages)
Specifications of Z8018008PEG
Processor Type
Z180
Features
8-Bit, Enhanced Z80 Megacell
Speed
8MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
64-DIP (0.750", 19.05mm)
Processor Series
Z8018xx
Core
Z80
Data Bus Width
8 bit
Maximum Clock Frequency
8 MHz
Number Of Timers
2
Operating Supply Voltage
0 V to 5 V
Maximum Operating Temperature
+ 100 C
Mounting Style
Through Hole
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3883
Z8018008PEG
Z8018008PEG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8018008PEG
Manufacturer:
ZILOG
Quantity:
5 530
Company:
Part Number:
Z8018008PEG
Manufacturer:
ZILOG
Quantity:
6 250
Company:
Part Number:
Z8018008PEG
Manufacturer:
ZILOG
Quantity:
6 250
DMA Byte Count Register Channel 0
DMA Byte Count Register
PS014004-1106
DMA Byte Count Register Channel 0L
Note:
Note:
Table 15. DMA Transfer Requests
(
ister contains 16 bits and may specify up to 64 KB transfers. When one byte is transferred,
the register is decremented by 1. If n bytes are transferred, n must be stored before the DMA
operation.
Mnemonic BCR0L: Address 26h
A19*
X
X
X
X
BCRO: I/O ADDRESS = 26h to 27h
In the
package version of CP-68.
All DMA Count Register channels are undefined during
A18
X
X
X
X
R1
Figure 54. DMA Byte Count Register 0L
7
and Z Mask, these DMA registers are expanded from 4 bits to 3 bits in the
A17
0
0
1
1
6
A16
0
1
0
1
5
4
) specifies the number of bytes to be transferred. This reg-
DMA Transfer Request
DREQ0
TDR0 (ASCI0)
TDR1 (ASCI1)
Not Used
3
Counting Data
2
1
0
RESET
Microprocessor Unit
.
Architecture
Z80180
57