Z8018010VSG Zilog, Z8018010VSG Datasheet - Page 70

IC 10MHZ Z180 CMOS MPU 68-PLCC

Z8018010VSG

Manufacturer Part Number
Z8018010VSG
Description
IC 10MHZ Z180 CMOS MPU 68-PLCC
Manufacturer
Zilog
Datasheet

Specifications of Z8018010VSG

Processor Type
Z180
Speed
10MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
68-LCC (J-Lead)
Processor Series
Z8018xx
Core
Z80
Data Bus Width
8 bit
Maximum Clock Frequency
10 MHz
Number Of Timers
2
Operating Supply Voltage
0 V to 5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8018010VSG
Manufacturer:
ZILOG
Quantity:
4 600
Part Number:
Z8018010VSG
Manufacturer:
Zilog
Quantity:
2 152
Part Number:
Z8018010VSG
Manufacturer:
ZILOG
Quantity:
4 600
Part Number:
Z8018010VSG
Manufacturer:
ZILOG
Quantity:
1 831
Part Number:
Z8018010VSG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8018010VSG
Manufacturer:
ZILGO
Quantity:
20 000
DMA Mode Register (DMODE: I/O Address = 31h)
PS014004-1106
Bit
Mnemonic DMODE
Address 31h
DM1, DM0: Destination Mode Channel 0 (bits 5,4)—Specifies whether the
destination for channel 0 transfers is memory or I/O, and whether the address must be incre-
mented or decremented for each byte transferred.
RESET
Table 16. Channel 0 Destination
SM1, SM0: Source Mode Channel 0 (bits 3, 2)—Specifies whether the source for
channel 0 transfers is memory or I/O, and whether the address must be incremented or
decremented for each byte transferred (see
Table 17. Channel 0 Source
Table 18
I/O to/from I/O transfers are not implemented, 12 combinations are available.
DM1
0
0
1
1
SM1
0
0
1
1
7
Figure 66. DMA Mode Register (DMODE: I/O Address = 31h)
(see
DM0
0
1
0
1
SM0
0
1
0
1
lists all DMA transfer mode combinations of
6
Table
Memory I/O
Memory
Memory
Memory
I/O
Memory I/O
Memory
Memory
Memory
I/O
DM1
R/W
16).
5
DM0
R/W
4
Memory Increment/Decrement
+1
–1
fixed
fixed
Memory Increment/Decrement
+1
–1
fixed
fixed
SM1
R/W
3
SM0
R/W
Table
2
17).
DM1
MMOD
R/W
1
DM0
and
DM0
,
DM1
0
are cleared to
,
SM0
Microprocessor Unit
, and
SM1
0
Architecture
during
. Because
Z80180
64

Related parts for Z8018010VSG