MPC850DEZQ50BU Freescale Semiconductor, MPC850DEZQ50BU Datasheet - Page 52
MPC850DEZQ50BU
Manufacturer Part Number
MPC850DEZQ50BU
Description
IC MPU PWRQUICC 50MHZ 256-PBGA
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC850DSLZQ50BU.pdf
(72 pages)
Specifications of MPC850DEZQ50BU
Processor Type
MPC8xx PowerQUICC 32-Bit
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC850DEZQ50BU
Manufacturer:
SEMTECH
Quantity:
8 390
Company:
Part Number:
MPC850DEZQ50BU
Manufacturer:
FREESCAL
Quantity:
300
Company:
Part Number:
MPC850DEZQ50BU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC850DEZQ50BU
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC850DEZQ50BUR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
CPM Electrical Characteristics
8.6
Table 18
Table 19
52
1
2
1
2
The ratios SyncCLK/RCLKx and SyncCLK/TCLKx must be greater than or equal to 2.25/1.
Also applies to CD and CTS hold time when they are used as an external sync signal.
Num
Num
100
102
103
104
105
106
107
108
100
101
102
103
104
105
106
107
108
The ratios SyncCLK/RCLKx and SyncCLK/TCLK1x must be greater or equal to 3/1.
Also applies to CD and CTS hold time when they are used as an external sync signals.
provides the NMSI external clock timing.
provides the NMSI internal clock timing.
SCC in NMSI Mode Electrical Specifications
MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2
RCLKx and TCLKx frequency
RCLKx and TCLKx rise/fall time
TXDx active delay (from TCLKx falling edge)
RTSx active/inactive delay (from TCLKx falling edge)
CTSx setup time to TCLKx rising edge
RXDx setup time to RCLKx rising edge
RXDx hold time from RCLKx rising edge
CDx setup time to RCLKx rising edge
RCLKx and TCLKx frequency
table)
RCLKx and TCLKx width low
RCLKx and TCLKx rise/fall time
TXDx active delay (from TCLKx falling edge)
RTSx active/inactive delay (from TCLKx falling edge)
CTSx setup time to TCLKx rising edge
RXDx setup time to RCLKx rising edge
RXDx hold time from RCLKx rising edge
CDx setup time to RCLKx rising edge
Table 18. NMSI External Clock Timing
Characteristic
Table 19. NMSI Internal Clock Timing
Characteristic
1
(x = 2, 3 for all specs in this table)
1
(x = 2, 3 for all specs in this
2
2
1/SYNCCLK +5
1/SYNCCLK
40.00
40.00
40.00
0.00
0.00
0.00
0.00
Min
—
All Frequencies
All Frequencies
0.00
0.00
5.00
5.00
5.00
5.00
Min
—
SYNCCLK/3
30.00
30.00
Max
—
—
—
—
—
Freescale Semiconductor
15.00
50.00
50.00
Max
—
—
—
—
—
—
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
Unit