Z8018006PEC Zilog, Z8018006PEC Datasheet - Page 72
Z8018006PEC
Manufacturer Part Number
Z8018006PEC
Description
IC 6MHZ Z180 CMOS ENH MPU 64-DIP
Manufacturer
Zilog
Datasheet
1.Z8018006PSG.pdf
(85 pages)
Specifications of Z8018006PEC
Processor Type
Z180
Features
8-Bit, Enhanced Z80 Megacell
Speed
6MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
64-DIP (0.750", 19.05mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
269-3005
- Current page: 72 of 85
- Download datasheet (2Mb)
Interrupt Vector Low Register
Interrupt Vector Low Register (IL: I/O Address = 33h)
PS014004-1106
Bit
second machine cycle of the two cycles involved in transferring a byte. With zero-wait state
I/O cycles, which apply only to the ASCIs, it is impossible for a device to update its
REQUEST
With one-wait-state I/O cycles (the fastest possible except for the ASCIs), it is unlikely that
an output device is able to update its
to the ESCC and bidirectional Centronics controller, and is recommended for external output
devices connected to
With two or more wait states in I/O cycles, external output devices on
edge or level sense depending on their characteristics; edge sense is still recommended for
output on the ESCC and bidirectional Centronics controller.
DIM1, DIM0: DMA Channel 1 I/O and Memory Mode (bits 1-0)—Specifies the
source/destination and address modifier for channel 1 memory to/from I/O transfer modes.
DIM1
Table 18. Channel 1 Transfer Mode
Mnemonic: IL
Address 33
Bits
INT1
to
DIM1 DMI0 Transfer Mode Address Increment/Decrement
0
0
1
1
R/W
IL 7
0
7
Programmable
Figure 68. Interrupt Vector Low Register (IL: I/O Address = 33h)
during
7–5
and
and
0
1
0
1
of
R/W
IL 6
INT2
6
DIM0
signal in time, and edge sensing must be used.
IL
RESET
are used as bits
Memory→I/O
Memory→I/O
I/O→Memory
I/O→Memory
pins and for the DMAs, ASCIs,
R/W
are cleared to
IL 5
5
(Figure
T
OUT
––
4
Interrupt Source Dependent Code
/
68).
DREQ
7–5
0
––
3
during
MAR1 +1, IAR1 fixed
MAR1–1, IAR1 fixed
IAR1 fixed, MAR1 + 1
IAR1 fixed, MAR1 –1
.
of the synthesized interrupt vector during interrupts for the
REQUEST
––
RESET
2
.
––
in time, and edge sense is required for output
1
PRTs
, and
––
0
CSIO
. These three bits are cleared
Microprocessor Unit
T
OUT
/
DREQ
Architecture
can use
Z80180
66
Related parts for Z8018006PEC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor Unit
Manufacturer:
ZiLOG Semiconductor
Datasheet:
Part Number:
Description:
Z80180 EMULATOR
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
Z80180, Z8s180, Z8l180 Mpu Operation
Manufacturer:
ZiLOG Semiconductor
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet: