MC68HC000FN16 Freescale Semiconductor, MC68HC000FN16 Datasheet - Page 109

no-image

MC68HC000FN16

Manufacturer Part Number
MC68HC000FN16
Description
IC MPU 32BIT 16MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68HC000FN16

Processor Type
M680x0 32-Bit
Speed
16MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC000FN16
Manufacturer:
INTERSIL
Quantity:
3 001
Part Number:
MC68HC000FN16
Manufacturer:
MOT
Quantity:
5 704
Part Number:
MC68HC000FN16
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC000FN16
Quantity:
1 967
Part Number:
MC68HC000FN16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC000FN16
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC000FN16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC000FN16R
Manufacturer:
FREESCALE
Quantity:
12 388
Part Number:
MC68HC000FN16R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
In Table 7-5, the following notation applies:
7.4 IMMEDIATE INSTRUCTION EXECUTION TIMES
The numbers of clock periods shown in Table 7-6 include the times to fetch immediate
operands, perform the operations, store the results, and read the next operation. The total
number of clock periods, the number of read cycles, and the number of write cycles are
7-4
An — Address register operand
Dn — Data register operand
ea — An operand specified by an effective address
M
— Memory effective address operand
ADD/ADDA
AND
CMP/CMPA
DIVS
DIVU
EOR
MULS
MULU
OR
SUB
MULS, MULU — The multiply algorithm requires 42+2n clocks where n is defined as:
DIVS, DIVU — The divide algorithm used by the MC68008 provides less than 10% difference
*** Only available effective address mode is data register direct.
Instruction
** The base time of 10 clock periods is increased to 12 if the effective address mode is
+ Add effective address calculation time.
* Indicates maximum base value added to word effective address time
register direct or immediate (effective address time should also be added).
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
Table 7-5. Standard Instruction Execution Times
between the best- and worst-case timings.
MULS: n = tag the <ea> with a zero as the MSB; n is the resultant number of 10
or 01 patterns in the 17-bit source; i.e., worst case happens when the source
is $5555.
MULU: n = the number of ones in the <ea>
Freescale Semiconductor, Inc.
For More Information On This Product,
Word,
Word
Word
Word
Byte,
Byte,
Word
Byte,
Word
Long
Long
Long
Long
Long
Long
Size
Byte
Byte
Byte
Go to: www.freescale.com
op<ea>, An
10(2/0)+**
10(2/0)+**
12(2/0)+
10(2/0)+
10(2/0)+
12(2/0)+
op<ea>, Dn
12(2/0)+***
10(2/0)+**
10(2/0)+**
162(2/0)+*
144(2/0)+*
10(2/0)+**
10(2/0)+**
8(2/0)+***
8(2/0)+***
74(2/0)+*
74(2/0)+*
10(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
op Dn, <M>
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
MOTOROLA

Related parts for MC68HC000FN16