DS1621S/T&R+W Maxim Integrated Products, DS1621S/T&R+W Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS1621S/T&R+W
Manufacturer Part Number
DS1621S/T&R+W
Description
Board Mount Temperature Sensors Digital Thermometer & Thermostat
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1621S.pdf
(16 pages)
Specifications of DS1621S/T&R+W
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
The DS1621 may operate in the following two modes:
1. Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte is
2. Slave transmitter mode: The first byte is received and handled as in the slave receiver mode.
SLAVE ADDRESS
A control byte is the first byte received following the START condition from the master device. The
control byte consists of a 4-bit control code; for the DS1621, this is set as 1001 binary for read and write
operations. The next 3 bits of the control byte are the device select bits (A2, A1, A0). They are used by
the master device to select which of eight devices are to be accessed. These bits are in effect the 3 least
significant bits of the slave address. The last bit of the control byte (R/
performed. When set to a “1” a read operation is selected, when set to a “0” a write operation is selected.
Following the START condition the DS1621 monitors the SDA bus checking the device type identifier
being transmitted. Upon receiving the 1001 code and appropriate device select bits, the slave device
outputs an acknowledge signal on the SDA line.
received an acknowledge bit is transmitted. START and STOP conditions are recognized as the
beginning and end of a serial transfer. Address recognition is performed by hardware after reception
of the slave address and direction bit.
However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data
is transmitted on SDA by the DS1621 while the serial clock is input on SCL. START and STOP
conditions are recognized as the beginning and end of a serial transfer.
8 of 16
W
) defines the operation to be