W681511SG TR Nuvoton Technology Corporation of America, W681511SG TR Datasheet

Page 1

W681511 SINGLE-CHANNEL VOICEBAND CODEC Advanced Data Sheet Publication Release Date: April 2005 - 1 - Revision A10 ...

Page 2

GENERAL DESCRIPTION is a general-purpose single channel PCM CODEC with pin-selectable μ-Law or A-Law W681511 The companding. The device is compliant with the ITU G.712 specification. It operates off of a single +5V power supply and is available in ...

Page 3

BLOCK DIAGRAM BCLKR BCLKR FSR PCMR BCLKT BCLKT BCLKT FST PCMT Pre - Scaler Pre - scaler MCLK MCLK 256 kHz, 256 kHz, 512 kHz, 512 kHz, 1536 kHz, 1536 kHz, 1544 kHz, 1544 kHz, 2048 kHz, 2048 kHz, ...

Page 4

TABLE OF CONTENTS 1. GENERAL DESCRIPTION.................................................................................................................. 2 2. FEATURES ......................................................................................................................................... 2 3. BLOCK DIAGRAM .............................................................................................................................. 3 4. TABLE OF CONTENTS ...................................................................................................................... 4 5. PIN CONFIGURATION ....................................................................................................................... 6 6. PIN DESCRIPTION ............................................................................................................................. 7 7. FUNCTIONAL DESCRIPTION............................................................................................................ 8 7.1. Transmit Path............................................................................................................................. ...

Page 5

ORDERING INFORMATION........................................................................................................... 32 14. VERSION HISTORY ....................................................................................................................... 33 Publication Release Date: April 2005 - 5 - W681511 Revision A10 ...

Page 6

PIN CONFIGURATION RO+ NC PAI PAO- PAO FSR FSR PCMR BCLKR BCLKR PUI SINGLE SINGLE ...

Page 7

PIN DESCRIPTION Pin Pin Functionality Name No. RO+ 1 Non-inverting output of the receive smoothing filter. This pin can typically drive a 2 kΩ load to 1.575 volt peak referenced to the analog ground level Not connected. ...

Page 8

FUNCTIONAL DESCRIPTION W681511 is a single-rail, single channel PCM CODEC for voiceband applications. The CODEC complies with the specifications of the ITU-T G.712 recommendation. The CODEC also includes a complete μ-Law and A-Law compander. The μ-Law and A-Law companders ...

Page 9

When the input amplifier is powered down, the input signal AI- needs to be referenced to the analog ground voltage The output of the ...

Page 10

P M OWER ANAGEMENT 7.3.1. Analog and Digital Supply The power supply for the analog and digital parts of the W681511 must be 5V +/- 10%. This supply voltage is connected to the V DD ceramic capacitor. 7.3.2. Analog ...

Page 11

PCMT will become low impedance when the Frame Sync signal FST is high or when the 8 bit data word is being transmitted. The transmit data pin PCMT will become high impedance when the Frame Sync signal FST becomes low ...

Page 12

Interchip Digital Link (IDL) The IDL interface mode is selected when the BCLKR pin is connected to V sync cycles. It can be used as a 2B+D timing interface in an ISDN application. The IDL interface consists of 4 ...

Page 13

TIMING DIAGRAMS T T FTRHM FTRSM MCLK FST T T FTRH FTRS BCLKT FDTD PCMT D7 D6 MSB FSR T T FRRH FRRS BCLKR PCMR D7 D6 MSB T DRS T T ...

Page 14

SYMBOL DESCRIPTION 1/T FST, FSR Frequency FS T FST / FSR Minimum Low Width FSL 1/T BCLKT, BCLKR Frequency BCK T BCLKT, BCLKR High Pulse Width BCKH T BCLKT, BCLKR Low Pulse Width BCKL T BCLKT 0 Falling Edge to ...

Page 15

FTRHM FTRSM MCKH MCLK T FTFH T FTFS FST T T FTRS FTRH BCLKT - BDTD PCMT D7 D6 MSB T FRFH T FRFS FSR T T FRRS FRRH BCLKR - ...

Page 16

SYMBOL DESCRIPTION 1/T FST, FSR Frequency FS 1/T BCLKT, BCLKR Frequency BCK T BCLKT, BCLKR High Pulse Width BCKH T BCLKT, BCLKR Low Pulse Width BCKL T BCLKT –1 Falling Edge to FST Rising Edge Hold FTRH Time T FST ...

Page 17

FST T FSFH T T FSRH FSRS BCLKT - BDTD PCMT MSB T T DRS PCMR MSB BCH ...

Page 18

FST T FSFH T T FSRH FSRS BCLKT ...

Page 19

SYMBOL DESCRIPTION 1/T Master Clock Frequency MCK T / MCLK Duty Cycle MCKH T Operation MCK T Minimum Pulse MCKH MCLK(512 kHz or Higher) T Minimum Pulse Width Low for MCLK MCKL (512 kHz or Higher) T MCLK falling Edge ...

Page 20

ABSOLUTE MAXIMUM RATINGS 9. BSOLUTE AXIMUM Condition Junction temperature Storage temperature range Voltage Applied to any pin Voltage applied to any pin (Input current limited to +/-20 mA) Lead temperature (soldering – 10 seconds ...

Page 21

ELECTRICAL CHARACTERISTICS 10. ENERAL ARAMETERS Symbol Parameters V Input Low Voltage IL V Input High Voltage IH V PCMT Output Low Voltage OL V PCMT Output High Voltage OH V Current (Operating) - ADC + DAC I ...

Page 22

NALOG IGNAL EVEL AND =5V ±10 =0V; T =-40°C to +85°C; all analog signals referred PARAMETER SYM. Absolute L 0 dBm0 = 0dBm @ 600Ω ABS Level 3.17 dBm0 ...

Page 23

A D NALOG ISTORTION AND =5V ±10 =0V PARAMETER SYM. Total Distortion vs. D LTμ Level Tone (1020 Hz, μ-Law, C-Message Weighted) Total Distortion vs. D LTA Level Tone (1020 Hz, A-Law, Psophometric Weighted) ...

Page 24

A I NALOG NPUT AND =5V ±10 =0V PARAMETER AI Input Offset Voltage AI Input Current AI Input Resistance AI Input Capacitance AI Common Mode Input Voltage Range AI Common Mode Rejection Ratio AI ...

Page 25

PARAMETER PO Output Current PO Output Resistance PO Differential Gain PO Differential Signal to Distortion C-Message weighted PO Power Supply Rejection Ratio ( kHz Differential out) SYM. CONDITION 0.5 ≤AO,RO+≤ -0.5 OUTPO ...

Page 26

D I/O IGITAL 10.5.1. μ-Law Encode Decode Characteristics Normalized Encode Decision D7 D6 Levels Sign Chord 8159 1 0 7903 : 4319 1 0 4063 : 2143 1 0 2015 : 1055 1 0 991 : 511 1 0 ...

Page 27

A-Law Encode Decode Characteristics Normalized Encode D7 D6 Decision Sign Chord Levels 4096 1 0 3968 : 2048 1 0 2048 : 1088 1 0 1024 : 544 1 0 512 : 272 1 0 256 : 136 1 ...

Page 28

PCM Codes for Zero and Full Scale Level Sign bit Chord bits (D7) (D6,D5,D4) + Full Scale 1 + Zero 1 - Zero 0 - Full Scale 0 10.5.4. PCM Codes for 0dBm0 Output Sample Sign bit Chord bits ...

Page 29

TYPICAL APPLICATION CIRCUIT 27k Ω 27k Ω AUDIOOUT + + 0.1 μ F 0.1 μ F Power Power Control Control Figure 11.1 Typical circuit for Differential Analog I/O’s AUDIO OUT AUDIO OUT ...

Page 30

Speake Speaker 0.1 μ F 0.1 μ F Power Power Control Control TIP TIP 600 Ω 600 Ω 27k Ω 27k Ω 600 600 600 N=1 ...

Page 31

PACKAGE SPECIFICATION 12.2. 20L SOG (SOP)-300 SMALL OUTLINE PACKAGE (SAME AS SOG & SOIC) DIMENSIONS SEATING PLANE SYMBOL MIL ...

Page 32

ORDERING INFORMATION W681511_ Product Family W681511 Product When ordering W681511 series devices, please refer to the following part numbers. Winbond Part Number Description Package Type 20-Lead Plastic Small Outline Package (SOG/SOP) Part Number W681511IS - 32 - ...

Page 33

VERSION HISTORY VERSION DATE PAGE A9 Decembe r 4, 2002 A10 April 2005 33 Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, ...