Z8523020PSG Zilog, Z8523020PSG Datasheet - Page 76
Z8523020PSG
Manufacturer Part Number
Z8523020PSG
Description
IC 20MHZ ESCC 40-DIP
Manufacturer
Zilog
Datasheet
1.Z8523008PSG.pdf
(117 pages)
Specifications of Z8523020PSG
Controller Type
Serial Communications Controller (SCC)
Interface
Bus
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
9mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Operating Supply Voltage
5 V
Supply Current (max)
9 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
Through Hole
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 76 of 117
- Download datasheet (2Mb)
PS005303-0907
Z80230 Read Cycle Timing
Z80230 Interrupt Acknowledge Cycle Timing
The Read Cycle Timing for the Z80230 is illustrated in
A7-A0, as well as the state of CS0 and INTACK, are latched by the rising edge of AS.
R/W must be High before DS falls to indicate a Read cycle. The Z80230 data bus drivers
are enabled while CS1 is High and DS is Low.
The Interrupt Acknowledge cycle timing for the Z80230 is illustrated in
72. The address on A7-A0 and the state of CS0 and INTACK are latched by the rising -
edge of AS. However, if INTACK is Low. The address on A7-A0, CS0, CS1 and R/W are
ignored for the duration of the interrupt acknowledge cycle.
The Z80230 samples the state of INTACK on the rising edge of AS, and AC parameters.
Parameters 7 and 8 of
Between the rising edge of AS and the falling edge of DS, the internal and external daisy
chains settle, as specified in parameter 29). A system with no external daisy chain pro-
vides the time priority internal to the ESCC. Systems using an external daisy chain must
refer to Note 5 of
If there is an interrupt pending in the ESCC, and IEI is High when DS falls, the acknowl-
edge cycle is intended for the ESCC. Consequently, the Z80230 sets the Interrupt Under
Service (IUS) latch for the highest priority pending interrupt, and places an interrupt vec-
INTACK
A7–A0
CS0
R/W
CS1
DS
AS
Figure 18. Z80230 Read Cycle Timing
Table
Table 44
Address
44, for the time required to settle the daisy chain.
on page 82, specify the setup and hold time requirements.
Figure
Data Valid
18. The register address on
Product Specification
Z80230 Interface Timing
Figure 19
Z85230/Z80230
on page
71
Related parts for Z8523020PSG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Enhanced Serial Communications Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: