CP2200-GQ Silicon Laboratories Inc, CP2200-GQ Datasheet - Page 98
![IC ETH CTRLR SNGL-CHIP 48TQFP](/photos/6/82/68266/cp2200-gq_sml.jpg)
CP2200-GQ
Manufacturer Part Number
CP2200-GQ
Description
IC ETH CTRLR SNGL-CHIP 48TQFP
Manufacturer
Silicon Laboratories Inc
Specifications of CP2200-GQ
Package / Case
48-TQFP, 48-VQFP
Controller Type
Ethernet Controller, MAC/10Base-T
Interface
Parallel/Serial
Voltage - Supply
3.1 V ~ 3.6 V
Current - Supply
75mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Ethernet Connection Type
1000BASE-T or 100BASE-T or 10BASE-T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Standard Supported
IEEE 802.3
Data Rate
10 Mbps or 100 Mbps or 1000 Mbps
Maximum Operating Temperature
+ 85 C
No. Of Ports
1
Ethernet Type
IEEE 802.3
Interface Type
Parallel
Supply Current
60mA
Supply Voltage Range
3.1V To 3.6V
Operating Temperature Range
-40°C To +85°C
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
336-1316 - KIT EVAL FOR CP2201 ETH CTRLR
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1312
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CP2200-GQ
Manufacturer:
SiliconL
Quantity:
1 120
Company:
Part Number:
CP2200-GQ
Manufacturer:
NEC
Quantity:
5 871
Company:
Part Number:
CP2200-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
CP2200-GQ
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
CP2200-GQR
Manufacturer:
AD
Quantity:
8 700
Company:
Part Number:
CP2200-GQR
Manufacturer:
SiliconL
Quantity:
15 500
Company:
Part Number:
CP2200-GQR
Manufacturer:
SIGNALS
Quantity:
277
Part Number:
CP2200-GQR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
CP2200/1
16.2. Multiplexed Intel Format
98
AD[7:0]
AD[7:0]
ALE
Notes:
1. CS must be asserted with or before RD.
2. WR must remain de-asserted during a READ.
ALE
Notes:
1. CS must be asserted with or before WR
2. RD must remain de-asserted during a WRITE.
WR
RD
Figure 25. Multiplexed Intel WRITE
Figure 24. Multiplexed Intel READ
T
T
ALE1
ALE1
Valid Address
Valid Address
T
T
AS
AS
T
T
AH
AH
Rev. 1.0
T
T
ALE2
ALE2
T
VD1
T
T
RD
WR
T
DS
Valid Data
Valid Data
T
T
VD2
DH
T
T
HOLD
HOLD