DS2143QN Maxim Integrated Products, DS2143QN Datasheet - Page 28
![IC CONTROLLER E1 5V LP 44-PLCC](/photos/6/62/66291/175-44-plcc_sml.jpg)
DS2143QN
Manufacturer Part Number
DS2143QN
Description
IC CONTROLLER E1 5V LP 44-PLCC
Manufacturer
Maxim Integrated Products
Datasheet
1.DS2143Q.pdf
(44 pages)
Specifications of DS2143QN
Controller Type
E1 Controller
Interface
Parallel/Serial
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
10mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-LCC, 44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS2143QN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Company:
Part Number:
DS2143QN/T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
11.0 ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION
The DS2143 provides for access to both the Additional (Sa) and International (Si) bits. On the receive
side, the RAF and RNAF registers will always report the data as it received in the Additional and
International bit locations. The RAF and RNAF registers are updated with the setting of the Receive
Align Frame bit in Status Register 2 (SR2.6). The host can use the SR2.6 bit to know when to read the
RAF and RNAF registers. It has 250 s to retrieve the data before it is lost.
On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the Transmit
Align Frame bit in Status Register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the
TAF and TNAF registers. It has 250 s to update the data or else the old data will be retransmitted. Data
in the Si bit position will be overwritten if either the DS2143 is programmed: (1) to source the Si bits
from the TSER pin, (2) in the CRC4 mode, or (3) have automatic E-bit insertion enabled. Data in the Sa
bit position will be overwritten if any of the TCR2.3 to TCR2.7 bits is set to 1. Please see the register
descriptions for TCR1 and TCR2 and the Transmit Data Flow diagram in Section 13 for more details.
RAF: RECEIVE ALIGN FRAME REGISTER (Address=2F Hex)
(MSB)
Si
SYMBOL
Si
0
0
1
1
0
1
1
0
POSITION
RAF.7
RAF.6
RAF.5
RAF.4
RAF.3
RAF.2
RAF.1
RAF.0
0
NAME AND DESCRIPTION
International Bit.
Frame Alignment Signal Bit.
Frame Alignment Signal Bit.
Frame Alignment Signal Bit.
Frame Alignment Signal Bit.
Frame Alignment Signal Bit.
Frame Alignment Signal Bit.
Frame Alignment Signal Bit.
1
28 of 44
1
0
1
DS2143/DS2143Q
(LSB)
1