CAT1161WI-30-G ON Semiconductor, CAT1161WI-30-G Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
CAT1161WI-30-G
Manufacturer Part Number
CAT1161WI-30-G
Description
Supervisory Circuits CPU w/16K
Manufacturer
ON Semiconductor
Datasheet
1.CAT1161WI-45-T3.pdf
(14 pages)
Specifications of CAT1161WI-30-G
Number Of Voltages Monitored
1
Monitored Voltage
3 V, 3.3 V, 5 V
Output Type
Active High, Active Low, Open Drain
Manual Reset
Resettable
Watchdog
Watchdog
Battery Backup Switching
No Backup
Supply Voltage (max)
6 V
Supply Voltage (min)
2.7 V
Supply Current (typ)
3000 uA
Maximum Power Dissipation
1000 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOIC-8 Wide
Minimum Operating Temperature
- 40 C
Power Fail Detection
No
Undervoltage Threshold
3 V
Overvoltage Threshold
3.15 V
Power-up Reset Delay (typ)
270 ms
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CAT1161WI-30-GT3
Manufacturer:
NXP
Quantity:
80 000
Part Number:
CAT1161WI-30-GT3
Manufacturer:
ON/安森美
Quantity:
20 000
D.C. OPERATING CHARACTERISTICS
V
CAPACITANCE
T
A.C. CHARACTERISTICS
V
POWER-UP TIMING
Notes:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) t
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
A
CC
CC
Symbol
Symbol
Symbol
Symbol
= 25ºC, f = 1.0MHz, V
t
t
t
t
t
C
t
C
HD:DAT
SU:STO
HD:STA
SU:STA
SU:DAT
V
t
F
BUF
t
PUR
= 2.7V to 6.0V unless otherwise specified. Output Load is 1 TTL Gate and 100pF.
t
= 2.7V to 6V, unless otherwise specified.
T
t
t
t
I
V
V
HIGH
I
I
LOW
t
PUW
t
PUR
I/O
R
I
F
CC
IN
SB
LO
OL1
SCL
AA
DH
LI
I
(1)
IL
IH
(1)
(1)
(1)
and t
(1)
(1)
PUW
Parameter
Power Supply Current
Standby Current
Input Leakage Current
Output Leakage Current
Input Low Voltage
Input High Voltage
Output Low Voltage (SDA)
Parameter
Clock Frequency
Noise Suppresion Time Constant at SCL, SDA Inputs
SLC Low to SDA Data Out and ACK Out
Time the Bus Must be Free Before a New Transmission
Can Start
Start Condition Hold Time
Clock Low Period
Clock High Period
Start Condition Setup Time (for a Repeated Start Condition)
Data in Hold Time
Data in Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
Parameter
Power-up to Read Operation
Power-up to Write Operation
are the delays required from the time V
(1)(2)
Input/Output Capacitance (SDA)
CC
= 5V
Input Capacitance (SCL)
Test
I
OL
CC
V
V
Test Conditions
= 3 mA, V
is stable until the specific operation can be initiated.
f
IN
IN
SCL
V
= GND or V
= GND or V
CC
V
= 100 KHz
CC
= 3.3V
= 5
3
CC
= 3.0V
CC
CC
V
CC
Min
-1
x 0.7
Min
100
4.7
4.7
4.7
50
4
4
0
4
Conditions
V
V
I/O
IN
= 0V
= 0V
Max
100
200
300
3.5
Typ
1
CAT1161, CAT1162
Min
100
1.2
0.6
1.2
0.6
0.6
0.6
50
0
V
V
CC
CC
Max
0.4
40
50
10
3
2
+ 0.5
x 0.3
Max
Max
Max
400
200
300
0.3
Doc. No. MD-3002 Rev. I
8
6
1
1
1
Units
Units
Units
Units
kHz
mA
µA
µA
µA
µA
ms
ms
pF
pF
µs
µs
µs
µs
µs
ns
µs
µs
ns
ns
µs
ns
ns
V
V
V