PSB21384HV13NP Lantiq, PSB21384HV13NP Datasheet - Page 119
PSB21384HV13NP
Manufacturer Part Number
PSB21384HV13NP
Description
Manufacturer
Lantiq
Datasheet
1.PSB21384HV13NP.pdf
(270 pages)
Specifications of PSB21384HV13NP
Lead Free Status / Rohs Status
Supplier Unconfirmed
- Current page: 119 of 270
- Download datasheet (5Mb)
3.3.1.2
If the transmitter sees an empty FIFO, i.e. if the microcontroller does not react quickly
enough to an XPR interrupt, an XDU (transmit data underrun) interrupt will be raised. If
the HDLC channel becomes unavailable during transmission the transmitter tries to
repeat the current frame as specified in the LAPD protocol. This is impossible after the
first data block has been sent (16 or 32 bytes), in this case an XMR transmit message
repeat interrupt is set and the microcontroller has to send the whole frame again.
Both XMR and XDU interrupts cause a reset of the XFIFO. The XFIFO is locked while
an XMR or XDU interrupt is pending, i.e. all write actions of the microcontroller will be
ignored as long as the microcontroller has not read the ISTAH register with the set XDU,
XMR interrupts.
If the microcontroller writes more data than allowed (16 or 32 bytes) , then the data in the
XFIFO will be corrupted and the STAR.XDOV bit is set. If this happens, the
microcontroller has to abort the transmission by CMDR.XRES and to restart.
Data Sheet
Possible Error Conditions during Transmission of Frames
109
HDLC Controller
PSB 21381/2
PSB 21383/4
2001-03-12
Related parts for PSB21384HV13NP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet: