MAX3453EETE+T Maxim Integrated Products, MAX3453EETE+T Datasheet - Page 12
![IC TXRX USB ESD-PROT 16TQFN](/photos/6/66/66625/16-tqfn_exp_pad_21-0136_sml.jpg)
MAX3453EETE+T
Manufacturer Part Number
MAX3453EETE+T
Description
IC TXRX USB ESD-PROT 16TQFN
Manufacturer
Maxim Integrated Products
Type
Transceiverr
Datasheet
1.MAX3454EEUD.pdf
(19 pages)
Specifications of MAX3453EETE+T
Protocol
USB 2.0
Voltage - Supply
1.65 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
16-TQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
SPD sets the transceiver speed. Connect SPD to GND
to select the low-speed data rate (1.5Mbps). Connect
SPD to V
The MAX3454E provides an internal pullup resistor for
selecting the bus speed. The MAX3455E and
MAX3456E require an external pullup resistor to D+ or
D- to set the bus speed. Connect the 1.5kΩ resistor
between D+ and V
data rate, or connect the 1.5kΩ resistor between D- and
V
The SUS state determines whether the MAX3453E–
MAX3456E operate in normal mode or in suspend
mode. Connect SUS to GND to enable normal opera-
tion. Drive SUS high to enable suspend mode. RCV
asserts low and VP and VM remain active in suspend
mode (Tables 3 and 4). Supply current decreases in
suspend mode (see the Electrical Characteristics).
The push-pull bus detect (BD) output monitors V
and asserts high if V
asserts low if V
MAX3453E/MAX3455E enters sharing mode (Table 2).
An internal linear regulator generates the V
(+3.3V, typ). V
Power-Supply Configurations section). V
internal portions of the USB circuitry and provides the
pullup voltage for an external USB pullup resistor
(MAX3455E/MAX3456E). Bypass V
1µF ceramic capacitor as close to the device as possible.
Do not use V
D+ and D- serve as bidirectional bus connections and
are ESD protected to ±15kV (Human Body Model). For
OE = low, D+ and D- serve as transmitter outputs. For
OE = high, D+ and D- serve as receiver inputs.
For most applications, V
nal on the USB connector (see the Power-Supply
Configurations section). V
external supply as low as +3.1V (MAX3454E/MAX3456E).
Drive V
GND with a 0.1µF ceramic capacitor as close to the
device as possible.
±15kV ESD-Protected USB Transceivers
12
TRM
______________________________________________________________________________________
to set the low-speed (1.5Mbps) data rate.
BUS
L
to select the full-speed data rate (12Mbps).
low to enable sharing mode. Bypass V
TRM
SPD (MAX3454E/MAX3455E/MAX3456E)
TRM
to provide power to external circuitry.
BUS
TRM
derives power from V
BUS
BUS
is less than +3.6V and the
to set the full-speed (12Mbps)
BUS
BD (MAX3453E/MAX3455E)
is greater than +4.0V. BD
connects to the V
can also connect to an
TRM
TRM
to GND with a
BUS
TRM
powers the
D+ and D-
BUS
(see the
voltage
BUS
V
V
termi-
SUS
TRM
BUS
BUS
to
Proper USB operation requires two external resistors,
each 27Ω ±1%, 1/8W (or greater). Install one resistor in
series between D+ of the MAX3453E–MAX3456E and
D+ on the USB connector. Install the other resistor in
series between D- of the MAX3453E–MAX3456E and D-
on the USB connector (see Typical Operating Circuit).
The MAX3455E/MAX3456E require an external 1.5kΩ
pullup resistor between V
bus speed.
The MAX3453E–MAX3456E require three external
capacitors for proper operation. Bypass V
0.1µF ceramic capacitor. Bypass V
0.1µF ceramic capacitor. Bypass V
1µF (min) ceramic capacitor. Install all capacitors as
close to the device as possible.
The MAX3453E–MAX3456E transmit data to the USB
differentially on D+ and D-. VP and VM serve as differ-
ential input signals to the driver (Tables 3a and 3b).
To receive data from the USB, drive OE high and SUS
low. Differential data received by D+ and D- appears
as a differential logic signal at RCV. Single-ended
receivers on D+ and D- drive VP and VM, respectively
(Tables 4a and 4b).
Figure 2. Timing of VP and VM to D+ and D-
VM
VP
D+
D-
t
PLH_DRV
Transmitting Data to the USB
Receiving Data from the USB
V
CRS_F
TRM
External Components
, V
CRS_L
and D+ or D- to set the
VP AND VM RISE/FALL TIMES < 4ns
External Capacitors
t
PHL_DRV
External Resistors
TRM
BUS
Data Transfer
L
to GND with a
to GND with a
to GND with a