CLC012AJE National Semiconductor, CLC012AJE Datasheet - Page 4

no-image

CLC012AJE

Manufacturer Part Number
CLC012AJE
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of CLC012AJE

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CLC012AJE
Manufacturer:
national
Quantity:
400
Part Number:
CLC012AJE
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
CLC012AJE
Quantity:
234
Part Number:
CLC012AJE-TR13
Quantity:
483
Part Number:
CLC012AJE-TR13
Quantity:
250
Part Number:
CLC012AJE-TR13/NOPB
Manufacturer:
ON
Quantity:
12 000
Part Number:
CLC012AJE/NOPB
Manufacturer:
TI
Quantity:
2 900
www.national.com
MUTE voltage input-LOW
MUTE current input-HIGH
MUTE current input-LOW
TIMING PERFORMANCE
LOS Response Time
MUTE response time
MISCELLANEOUS PERFORMANCE
input resistance
input capacitance
input return loss
maximum cable attenuation
Electrical Characteristics
(V
Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices
should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.
Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined
from tested parameters.
Note 3: J-level: spec. is 100% tested at +25˚C.
Note 4: These specifications assume an 800 mV
will attenuate the signal prior to entering the equalizer.
Note 5: Peak-to-peak jitter is defined as 6 times the rms jitter.
Note 6: For more information, see “CLC012 Operation” and “Design Guidelines”.
Note 7: 50% eye opening.
Note 8: Time from application of a valid signal to when the LOS output asserts high.
Note 9: Time from the removal of a valid signal to when the LOS output asserts low.
Note 10: Time from assertion of MUTE to when the output responds.
Note 11: Device only. Does not include typical pc board parasitics.
Note 12: Includes typical pc board parasitics.
Note 13: This sets the maximum cable length for the equalizer.
Note 14: Human body model, 1.5 kΩ in series with 100 pF; based on limited test data.
Note 15: To maintain specified performance, do not reduce DO/DO below this level.
carrier applied
carrier removed
CC
= +5V, V
EE
Parameter
@
= 0V, signal source swing = 0.8 V
270 MHz
pp
signal at the cable input. Levels above and below 800 mV are allowable, but performance may vary. The cable
(Continued)
(Note 3)
V
V
(Note 8)
(Note 9)
(Note 10)
single-ended
single-ended (Note 11)
Z
200 MHz (Note 13)
IH
IL
o
= 75Ω (Note 12)
= 0V (Note 3)
= 5V (Note 3)
pp
(Note 4), C
Conditions
4
AEC
= 100 pF)
+25˚C
Typ
150
150
1.2
5.0
0.2
2.0
7.3
1.0
19
40
Min/Max
+25˚C
±
±
1000
1000
0.8
100
100
_
_
_
_
_
Min/Max
−40˚C to
+85˚C
±
±
1000
1000
0.8
500
500
_
_
_
_
_
Units
kΩ
nA
nA
pF
dB
dB
ns
ns
ns
V

Related parts for CLC012AJE