MAX9126EUE+T Maxim Integrated Products, MAX9126EUE+T Datasheet
MAX9126EUE+T
Specifications of MAX9126EUE+T
Related parts for MAX9126EUE+T
MAX9126EUE+T Summary of contents
Page 1
... DSLAMs Network Switches/Routers Backplane Interconnect Clock Distribution Pin Configuration appears at end of data sheet. ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com. Quad LVDS Line Receivers with Integrated Termination o Integrated Termination Eliminates Four External ...
Page 2
Quad LVDS Line Receivers with Integrated Termination ABSOLUTE MAXIMUM RATINGS V to GND ...........................................................-0.3V to +4.0V CC IN_+, IN_- to GND .................................................-0.3V to +4.0V EN GND ...........................................-0. OUT_ to GND .............................................-0. Continuous Power Dissipation ...
Page 3
DC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V, differential input voltage CC -40°C to +85°C. Typical values are at V PARAMETER SYMBOL LOGIC INPUTS (EN, EN) Input High Voltage Input Low Voltage Input Current SUPPLY Supply Current Disabled Supply ...
Page 4
Quad LVDS Line Receivers with Integrated Termination AC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V 10pF, differential input voltage input rise and fall time = 1ns (20% to 80%), input ...
Page 5
V = 200mV +1.2V DIFFERENTIAL PROPAGATION DELAY vs. COMMON-MODE VOLTAGE 2.6 2.5 t PHLD 2.4 2.3 t PLHD 2.2 0 0.5 1.0 1.5 2.0 COMMON-MODE VOLTAGE (V) PULSE SKEW ...
Page 6
Quad LVDS Line Receivers with Integrated Termination Table 1. Input/Output Function Table ENABLES EN L All other combinations of ENABLE inputs IN2 V - 0.3V CC IN_+ R IN1 R IN1 IN_- MAX9125 Figure 1. Inputs with ...
Page 7
Figure 2. Transition Time and Propagation Delay Test Circuit IN_- IN_ _+) IN_ IN NOTE OUT_ Figure 3. Transition Time and Propagation Delay Timing Diagram GENERATOR ...
Page 8
Quad LVDS Line Receivers with Integrated Termination EN WHEN 1.5V 1.5V EN WHEN EN = GND t PLZ OUTPUT WHEN V = -100mV ID t PHZ OUTPUT WHEN V = +100mV ID Figure 5. High-Z Delay ...
Page 9
Avoid the use of unbalanced cables such as ribbon or simple coaxial cable. Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to ...
Page 10
Quad LVDS Line Receivers with Integrated Termination Pin Configuration TOP VIEW IN1- 1 IN1+ 2 OUT1 3 MAX9125 ...
Page 11
Quad LVDS Line Receivers with ______________________________________________________________________________________ Integrated Termination Package Information 11 ...
Page 12
... Maxim reserves the right to change the circuitry and specifications without notice at any time. implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 12 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 12 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ...