DS90C365MTD National Semiconductor, DS90C365MTD Datasheet

no-image

DS90C365MTD

Manufacturer Part Number
DS90C365MTD
Description
IC TX LVDS FPD 18BIT 48-TSSOP
Manufacturer
National Semiconductor
Type
Transmitterr
Datasheet

Specifications of DS90C365MTD

Number Of Drivers/receivers
1/0
Protocol
RS644
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*DS90C365MTD
© 2003 National Semiconductor Corporation
DS90C385/DS90C365
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel
Display (FPD) Link-85 MHz, +3.3V Programmable LVDS
Transmitter 18-Bit Flat Panel Display (FPD) Link-85 MHz
General Description
The DS90C385 transmitter converts 28 bits of LVCMOS/
LVTTL data into four LVDS (Low Voltage Differential Signal-
ing) data streams. A phase-locked transmit clock is transmit-
ted in parallel with the data streams over a fifth LVDS link.
Every cycle of the transmit clock 28 bits of input data are
sampled and transmitted. At a transmit clock frequency of 85
MHz, 24 bits of RGB data and 3 bits of LCD timing and
control data (FPLINE, FPFRAME, DRDY) are transmitted at
a rate of 595 Mbps per LVDS data channel. Using a 85 MHz
clock, the data throughput is 297.5 Mbytes/sec. Also avail-
able is the DS90C365 that converts 21 bits of LVCMOS/
LVTTL data into three LVDS (Low Voltage Differential Sig-
naling) data streams. Both transmitters can be programmed
for Rising edge strobe or Falling edge strobe through a
dedicated pin. A Rising edge or Falling edge strobe transmit-
ter will interoperate with a Falling edge strobe Receiver
(DS90CF386/DS90CF366) without any translation logic.
The DS90C385 is also offered in a 64 ball, 0.8mm fine pitch
ball grid array (FBGA) package which provides a 44 %
reduction in PCB footprint compared to the TSSOP package.
Block Diagrams
TRI-STATE
Order Number DS90C385MTD or DS90C385SLC
See NS Package Number MTD56 or SLC64A
®
is a registered trademark of National Semiconductor Corporation.
DS90C385
DS100868
10086801
This chipset is an ideal means to solve EMI and cable size
problems associated with wide, high-speed TTL interfaces.
Features
n 20 to 85 MHz shift clock support
n Best–in–Class Set & Hold Times on TxINPUTs
n Tx power consumption
n Tx Power-down mode
n Supports VGA, SVGA, XGA and Dual Pixel SXGA.
n Narrow bus reduces cable size and cost
n Up to 2.38 Gbps throughput
n Up to 297.5 Megabytes/sec bandwidth
n 345 mV (typ) swing LVDS devices for low EMI
n PLL requires no external components
n Compatible with TIA/EIA-644 LVDS standard
n Low profile 56-lead or 48-lead TSSOP package
n DS90C385 also available in a 64 ball, 0.8mm fine pitch
Grayscale
ball grid array (FBGA) package
See NS Package Number MTD48
Order Number DS90C365MTD
DS90C365
<
<
200µW (max)
130 mW (typ)
@
85MHz
www.national.com
10086829
May 2003

Related parts for DS90C365MTD

DS90C365MTD Summary of contents

Page 1

... LVDS devices for low EMI n PLL requires no external components n Compatible with TIA/EIA-644 LVDS standard n Low profile 56-lead or 48-lead TSSOP package n DS90C385 also available ball, 0.8mm fine pitch ball grid array (FBGA) package 10086801 Order Number DS90C365MTD See NS Package Number MTD48 DS100868 May 2003 < 130 mW (typ) @ 85MHz < ...

Page 2

... Transmitter Supply Current Worst Case DS90C385 ICCTG Transmitter Supply Current 16 Grayscale DS90C385 www.national.com (Note 1) DS90C385SLC Package Derating: DS90C385MTD Package Derating: −0.3V to +4V DS90C365MTD −0. 0.3V) DS90C385SLC CC −0. 0.3V) ESD Rating CC (HBM, 1.5kΩ, 100pF) Continuous (EIAJ, 0Ω, 200 pF) +150˚C Latch Up Tolerance − ...

Page 3

Electrical Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter TRANSMITTER SUPPLY CURRENT ICCTW Transmitter Supply Current Worst Case DS90C365 ICCTG Transmitter Supply Current 16 Grayscale DS90C365 ICCTZ Transmitter Supply Current Power Down Note 1: “Absolute ...

Page 4

Transmitter Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified Symbol TPPos0 Transmitter Output Pulse Position for Bit 0 (Figures 13, 14) (Note 5) TPPos1 Transmitter Output Pulse Position for Bit 1 TPPos2 Transmitter Output Pulse Position ...

Page 5

AC Timing Diagrams (Continued) FIGURE 2. “16 Grayscale” Test Pattern - DS90C385 (Notes 8, 9, 10) 5 10086805 www.national.com ...

Page 6

AC Timing Diagrams FIGURE 3. “16 Grayscale” Test Pattern - DS90C365 (Notes 8, 9, 10) Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O. Note 8: The 16 grayscale test ...

Page 7

AC Timing Diagrams (Continued) FIGURE 6. DS90C385/DS90C365 (Transmitter) Input Clock Transition Time FIGURE 7. DS90C385/DS90C365 (Transmitter) Setup/Hold and High/Low Times (Falling Edge Strobe) FIGURE 8. DS90C385/DS90C365 (Transmitter) Clock In to Clock Out Delay FIGURE 9. DS90C385/DS90C365 (Transmitter) Phase Lock Loop ...

Page 8

AC Timing Diagrams FIGURE 10. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90C385 FIGURE 11. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90C365 www.national.com (Continued) FIGURE 12. Transmitter Power Down Delay 8 10086817 10086832 ...

Page 9

AC Timing Diagrams (Continued) FIGURE 13. Transmitter LVDS Output Pulse Position Measurement - DS90C385 9 10086826 www.national.com ...

Page 10

AC Timing Diagrams FIGURE 14. Transmitter LVDS Output Pulse Position Measurement - DS90C365 www.national.com (Continued) FIGURE 15. TJCC Test Setup - DS90C385 Shown 10 10086833 10086827 ...

Page 11

AC Timing Diagrams FIGURE 16. Timing Diagram of the Input cycle-to-cycle clock jitter DS90C385 MTD56 (TSSOP) Package Pin Description — FPD Link Transmitter Pin Name I/O No. TxIN I 28 TTL level input. This includes: 8 Red, 8 Green, 8 ...

Page 12

DS90C385SLC SLC64A (FBGA) Package Pin Summary — FPD Link Transmitter Pin Name I/O No. TxIN I 28 TTL level input. TxOUT Positive LVDS differential data output. TxOUT− Negative LVDS differential data output. TxCLKIN I 1 TTL ...

Page 13

DS90C385SLC SLC64A (FBGA) Package Pin Description — FPD Link Transmitter (Continued) By Pin D4 TxOUT1+ D5 LVDS GND D6 PLL GND D7 PWD DOWN D8 TxIN26 E1 VCC E2 TxIN6 E3 TxIN7 E4 GND E5 TxIN16 E6 VCC E7 TxIN24 ...

Page 14

DS90C365 Pin Description — FPD Link Transmitter Pin Name I/O No. TxIN I 21 TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines — FPLINE, FPFRAME and DRDY (also referred to as HSYNC, VSYNC, ...

Page 15

Applications Information channel’s inputs open. This minimizes power dissipation and locks the unused channels outputs into a stable known (HIGH) state. Pin Diagram for TSSOP Packages DS90C385MTD TABLE 1. Programmable Transmitter (DS90C385/DS90C365) Pin R_FB R_FB If a clock signal is ...

Page 16

... Physical Dimensions 56-Lead Molded Thin Shrink Small Outline Package, JEDEC 48-Lead Molded Thin Shrink Small Outline Package, JEDEC www.national.com inches (millimeters) unless otherwise noted Dimensions in millimeters only Order Number DS90C385MTD NS Package Number MTD56 Dimensions in millimeters only Order Number DS90C365MTD NS Package Number MTD48 16 ...

Page 17

... NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant ...

Related keywords