MXL1544CAI Maxim Integrated Products, MXL1544CAI Datasheet - Page 13

• Manufacturer Part Number: MXL1544CAI
• Description: Buffers & Line Drivers 5V Multiprotocol Cable Terminator
• Manufacturer: Maxim Integrated Products

Specifications of MXL1544CAI

• Logic Family: MXL1544
• Logic Type: Software Selectable Control Transceiver
• Supply Voltage (max): 6 V
• Supply Voltage (min): - 0.3 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Package / Case: SSOP-28
• Data Rate: 2 Mbps
• Interface: RS-232, RS-423, RS-449
• Maximum Power Dissipation: 889 mW
• Minimum Operating Temperature: 0 C
• Output Current: - 50 mA to + 50 mA
• Output Voltage: - 0.3 V to + 6.3 V
• Supply Current: 95 mA
• Dc: 02+
• Lead Free Status / Rohs Status: No

Figure 12. V.10 Internal Resistance Network
Figure 10. Typical V.10/V.28 Interface
Figure 11. Receiver Input Impedance Curve
A′
B′
C′
-3.25mA
-10V
A
B
5kΩ
R8
S3
GND
______________________________________________________________________________________
30kΩ
S4
30kΩ
R5
-3V
+5V Multiprotocol, Software-Selectable
R4
S5
10kΩ
10kΩ
GENERATOR
I
Z
R6
R7
+3V
RECEIVER
MXL1544
MAX3175
A
C
INTERCONNECTING
3.25mA
+10V
UNBALANCED
CABLE
V
Z
supply current is less than 10µA. The receiver outputs
enter a high-impedance state in no-cable mode, which
allows these output lines to be shared with other receiv-
er outputs (the receiver outputs have an internal pullup
resistor to pull the outputs HIGH if not driven). Also, in
no-cable mode, the transmitter outputs enter a high-
impedance state, so these output lines can be shared
with other devices.
To improve operation in an unterminated or otherwise
noisy system, the MAX3175 features 10µs of receiver
input glitch rejection. The glitch-rejection circuitry
blocks the reception of high-frequency noise (t
while receiving a low-frequency signal (t
ing glitch-free operation in unterminated systems at up
to 60kbps. The MXL1544 does not have this feature
and can be operated at frequencies greater than
60kbps if properly terminated.
Figure 13. Typical V.11 Interface
A′
C′
Control Transceivers
GENERATOR
TERMINATION
CABLE
A
B
C
LOAD
INTERCONNECTING
BALANCED
CABLE
Receiver Glitch Rejection
RECEIVER
A′
B′
C′
TERMINATION
100Ω
MIN
CABLE
LOAD
B
>15µs) allow-
RECEIVER
B
< 5µs)
13