LMH0050SQE/NOPB National Semiconductor, LMH0050SQE/NOPB Datasheet - Page 17

IC SERIALIZER/CABLE DVR 48-LLP

LMH0050SQE/NOPB

Manufacturer Part Number
LMH0050SQE/NOPB
Description
IC SERIALIZER/CABLE DVR 48-LLP
Manufacturer
National Semiconductor
Series
LMH®r
Datasheet

Specifications of LMH0050SQE/NOPB

Function
Serializer
Data Rate
3Gbps
Input Type
LVDS
Output Type
CML
Number Of Inputs
5
Number Of Outputs
1
Voltage - Supply
2.5V, 3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-LLP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
LMH0050SQETR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMH0050SQE/NOPB
Manufacturer:
NSC
Quantity:
2 767
SERIAL JITTER OPTIMIZATION
The SER is capable of very low jitter operation, however it is
dependent on the TXCLK provided by the host in order to op-
erate, and depending on the quality of the TXCLK provided,
the SER output jitter may not be as low as it could be.
The SER includes circuitry to filter out any TXCLK jitter at fre-
quencies above 1MHz (see
Figure
15), however, for frequen-
cies below 100 kHz, any jitter that is in the TXCLK is passed
directly through to the serialized output.
In most cases, passing the TXCLK through the FPGA will add
high frequency noise to the signal, which will be filtered out
by the SER, resulting in a clean output, however for better
jitter performance, it is best to minimize the noise that is on
the TXCLK that is provided to the SER. This can be done by
careful routing of the CLK signals, both within the FPGA and
on the board.
Very clean clocks can be derived from video reference signals
30017014
through the use of the LMH1981 Sync Separator and the
LMH1982 Clock Generator products from National Semicon-
FIGURE 15. SER Jitter Transfer Function
ductor. These products allow low jitter video frequency clocks
to be generated either independently, or phase locked to a
video reference signal.
17
www.national.com

Related parts for LMH0050SQE/NOPB