NCN6001DTBR2 ON Semiconductor, NCN6001DTBR2 Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
NCN6001DTBR2
Manufacturer Part Number
NCN6001DTBR2
Description
IC INTERFACE SMART CARD 20TSSOP
Manufacturer
ON Semiconductor
Datasheet
1.NCN6001DTBR2.pdf
(36 pages)
Specifications of NCN6001DTBR2
Applications
Smart Card
Interface
Microcontroller
Voltage - Supply
2.75 V ~ 5.5 V
Package / Case
20-TSSOP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
NCN6001DTBR2OSTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
NCN6001DTBR2
Manufacturer:
ON Semiconductor
Quantity:
1
Company:
Part Number:
NCN6001DTBR2G
Manufacturer:
ON
Quantity:
2 462
Part Number:
NCN6001DTBR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Table of Contents
COMPACT SMART CARD INTERFACE IC
MAXIMUM RATINGS
DIGITAL PARAMETERS SECTION
POWER SUPPLY SECTION
SMART CARD INTERFACE SECTION
PROGRAMMING
STARTUP DEFAULT CONDITIONS
CARD DETECTION
CRD_VCC OPERATION
POWERUP SEQUENCE
POWER DOWN SEQUENCE
DATA I/O LEVEL SHIFTER
GENERAL PURPOSE CRD_C4 and CRD_C8
INTERRUPT
SPI PORT
DC/DC OPERATION
SMART CARD CLOCK DIVIDER
INPUT SHITTY TRIGGERS
SECURITY FEATURES
ESD PROTECTION
PRINTED CIRCUIT BOARD LAY OUT
TEST BOARD SCHEMATIC DIAGRAM
ABBREVIATIONS
DIMENSIONS
Figures Index
Figure 2. Typical Application
Figure 3. Block Diagram
Figure 4. Typical Startup CRD_VCC Sequence
Figure 5. CRD_VCC Typical Rise and Fall Time
Figure 6. Startup Sequence with ATR
Figure 7. Typical Power Down Sequence
Figure 8. Basic I/O Internal Circuit
Figure 9. Typical I/O Rise and Fall Time
Figure 10. Typical CRD_C4 Output Drive and Logic
Control
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 11. Basic Interrupt Function
Figure 12. Basic SPI Timings and Protocol
Figure 13. Chip Address Decoding Protocol and MISO
Sequence
Figure 14. Basic Multi Command SPI Bytes
Figure 15. Programming Sequence, Chip Address = $03
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 16. MISO Read Out Sequences
Figure 17. Basic DC/DC Converter
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . .
. . . . . . . . . . . . . .
. . . . . . . . . . . . . .
. . . . . . . . . . . . . .
. . . . . . . . . . . . .
. . . . . . . . . . . . .
. . . . . . . . . . . .
. . . . . . . . . . .
. . . . . . . . . . .
. . . . . . . . . .
. . . . . . .
. . . . . . .
. . . . . .
http://onsemi.com
10
14
14
14
14
16
17
18
19
20
22
26
28
28
28
28
29
34
35
14
15
15
16
17
17
18
19
20
20
21
21
22
22
11
1
6
8
9
3
3
33
Figure 18. Theoretical DC/DC Operating Waveforms
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 19. Typical CRD_VCC Ripple Voltage
Figure 20. CRD_VCC Efficiency as a Function of the Input
Supply Voltage
Figure 21. CRD_VCC Efficiency as a Function of the Input
Supply Voltage
Figure 22. Typical Inductor Current
Figure 23. Output Current Limits
Figure 24. Output Current Limit as a Function of the
Temperature
Figure 25. Typical Clock Divider Synchronization
Figure 26. Basic Clock Divider and Level Shifter
Figure 27. Force CRD_CLK to Low
Figure 28. Force CRD_CLK to Active Mode
Figure 29. CRD_CLK Programming
Figure 30. CRD_CLK Operating Low Speed (Top Trace),
Full Speed (Bottom Trace)
Figure 31. Typical Schmitt Trigger Characteristic
Figure 32. NCN6001 Engineering Test Board Schematic
Diagram
Figure 33. NCN6001 Demo Board Printed Circuit Board
Layout
Figure 34. Typical Multiple Parallel Interfaces
Tables Index
DIGITAL PARAMETERS.
POWER SUPPLY.
SMART CARD INTERFACE.
Table 1. WRT_REG Bits Definitions
Table 2. WRT_REG Bits Definitions and Functions
Table 3. MOSI and MISO Bits Identifications and Functions
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Table 4. Startup Default Conditions
Table 5. CRD_VCC Output Voltage Range
Table 6. I/O Pullup Resistor True Table
Table 7. Interrupt Reset Logic
Table 8. Interrupt Reset Logic Operation
Table 9. Ceramic/Electrolytic Capacitors Comparison
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Table 10. Output Clock Rise and Fall Time Selection
Table 11. Demo Board Bill of Material
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . .
. . . . . . . . . . . . . .
. . . . . . . . . . . . .
. . . . . . . . . . .
. . . . . . . . . .
. . . . . . . . .
. . . . . . . . .
. . . . . .
. . . . . .
. . . . .
. . . .
. .
23
24
24
24
25
25
25
26
26
27
27
27
27
28
29
30
32
10
13
14
17
19
24
27
31
12
14
19
11
8
9